Static information storage and retrieval – Read/write circuit – Data refresh
Patent
2000-02-17
2000-11-28
Dinh, Son T.
Static information storage and retrieval
Read/write circuit
Data refresh
365194, 36523008, G11C 700
Patent
active
061544094
ABSTRACT:
A self row-identified hidden refresh circuit for refreshing a pseudo SRAM comprises a latchable burst array. The latchable burst array is composed of several latchable burst units, equipped respectively with a selector, delay elements and a state recording device. The selector selectively outputs a refresh pulse in accordance with the registered state of the state recording device. The refresh pulse is sequentially delayed by passing through the delay elements to refresh several rows of the pseudo SRAM. The state recording device records a first state before the refresh pulse enters the latchable burst units, a second state after the refresh pulse enters the latchable burst units, and the first state when the refresh pulse leaves the latchable burst units. In certain embodiments, the selector may include a multiplexer and the state recording device may include a SR flip-flop.
REFERENCES:
patent: 5193072 (1993-03-01), Frenkil et al.
patent: 5583823 (1996-12-01), Park
patent: 5835401 (1998-11-01), Green et al.
patent: 5862093 (1999-01-01), Sakakibara
patent: 5982697 (1999-11-01), William et al.
Huang Hong-Yi
Lin Chien-Hung
Dinh Son T.
Industrial Technology Research Institute
LandOfFree
Self row-identified hidden refresh circuit and refresh method th does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self row-identified hidden refresh circuit and refresh method th, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self row-identified hidden refresh circuit and refresh method th will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1732361