Self-loading bootstrap circuit

Details Self-loading bootstrap circuit Self-loading bootstrap circuit

1981-09-09

1983-08-09

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Precharge

307463, G11C 1140

Patent

active

043982700

ABSTRACT:
The input/output lines (12, 14) of a semiconductor memory device are equilibrated up until the time of the read operation by a field effect transistor (24). The source and drain terminals of the transistor are connected to the input/output lines (12, 14), and the gate is controlled by an equilibration circuit (28). The equilibration circuit (28) includes a bootstrap capacitor (40) charged to the bootstrap voltage level by the self-timing action of the equilibration circuit (28) in response to a single precharge clock signal. Feedback from the output node (26) of the equilibration circuit (28) releases a Schmitt trigger circuit to allow the capacitor (40) to be pulled to the bootstrap level by the precharge clock signal. A pump circuit (30) maintains the voltage level at the output node (26) of the equilibration circuit (28) during periods of long inactivity between column address strobes.

REFERENCES:
patent: 4318014 (1982-03-01), McAllister et al.

Affiliated with

Also associated with

Rating

Self-loading bootstrap circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-loading bootstrap circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-loading bootstrap circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-590644