Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Multiple layers
Reexamination Certificate
2011-08-30
2011-08-30
Pham, Thanh V (Department: 2894)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Multiple layers
C438S758000, C438S761000, C365S051000, C365S158000, C257SE29170
Reexamination Certificate
active
08008213
ABSTRACT:
A method of making a device includes forming at least one anodizable metal layer over at least one of an electrode or a semiconductor device, forming a plurality of pores in the anodizable metal layer by anodization of the anodizable metal layer to expose a portion of the electrode or semiconductor device, and filling at least one pore with a rewritable material such that at least some of the rewritable material is in electrical contact with the electrode or semiconductor device.
REFERENCES:
patent: 4517280 (1985-05-01), Okamoto et al.
patent: 4566952 (1986-01-01), Sprintschnik et al.
patent: 4806454 (1989-02-01), Yoshida et al.
patent: 5915167 (1999-06-01), Leedy
patent: 5975976 (1999-11-01), Sekinger et al.
patent: 6139713 (2000-10-01), Masuda et al.
patent: 6278231 (2001-08-01), Iwasaki et al.
patent: 6359288 (2002-03-01), Ying et al.
patent: 6387771 (2002-05-01), Genz et al.
patent: 6476409 (2002-11-01), Iwasaki et al.
patent: 6541386 (2003-04-01), Aiba et al.
patent: 6610463 (2003-08-01), Ohkura et al.
patent: 6709929 (2004-03-01), Zhang et al.
patent: 6853049 (2005-02-01), Herner
patent: 6946719 (2005-09-01), Petti et al.
patent: 6952030 (2005-10-01), Herner et al.
patent: 7285464 (2007-10-01), Herner et al.
patent: 7329561 (2008-02-01), Symanczyk et al.
patent: 7410838 (2008-08-01), Ang
patent: 2002/0118027 (2002-08-01), Routkevitch et al.
patent: 2003/0031438 (2003-02-01), Kambe et al.
patent: 2004/0157354 (2004-08-01), Kuriyama et al.
patent: 2005/0019975 (2005-01-01), Lee et al.
patent: 2005/0052915 (2005-03-01), Herner et al.
patent: 2005/0255581 (2005-11-01), Kim et al.
patent: 2006/0046379 (2006-03-01), Symanczyk et al.
patent: 2006/0204794 (2006-09-01), Kikuchi et al.
patent: 2006/0250836 (2006-11-01), Herner et al.
patent: 2006/0250837 (2006-11-01), Herner et al.
patent: 2007/0072360 (2007-03-01), Kumar et al.
patent: 2007/0164309 (2007-07-01), Kumar et al.
patent: 2008/0013364 (2008-01-01), Kumar et al.
patent: 2008/0025067 (2008-01-01), Scheuerlein et al.
patent: 2005-236003 (2005-09-01), None
patent: WO 03/046265 (2003-06-01), None
International Search Report and Written Opinion mailed Mar. 3, 2010, in International application No. PCT/US2009/058151.
U.S. Appl. No. 11/819,078, filed Jun. 25, 2007, Herner.
U.S. Appl. No. 11/864,532, filed Sep. 28, 2007, Maxwell et al.
U.S. Appl. No. 12/007,780, filed Jan. 15, 2008, Herner et al.
U.S. Appl. No. 12/007,781, filed Jan. 15, 2008, Dunton et al.
Li, A. P. et al, “Polycrystalline and Monocrystalline Pore Arrays with Large Interpore Distance in Anodic Alumina”, Electrochemical and Solid State Letters, vol. 3, No. 3, 2000, pp. 131-134.
Li, A. P. et al., “Hexagonal Pore Arrays with a 50-420 nm Interpore Distance Formed by Self-Organization in Anodic Alumina”, Journal of Applied Physics, vol. 84, No. 11, Dec. 1998, pp. 6023-6026.
Li, An-Ping et al., “Fabrication and Microstructuring of Hexagonally Ordered Two-Dimensional Nanopore Arrays in Anodic Alumina”, Advanced Materials, 5 pgs., vol. 11, No. 6, Apr. 1999, pp. 483-487.
Liu, Nai-Wei et al., “Fabrication of Anodic-Alumina Films with Custom-Designed Arrays of Nanochannels”, Advanced Materials, vol. 17, No. 2, Jan. 2005, pp. 222-225.
Sander, Melissa S. et al., “Nanoparticle Arrays on Surfaces Fabricated Using Anodic Alumina Films as Templates”, Advanced Functional Materials, vol. 13, No. 5, May 2003, pp. 393-397.
International Preliminary Report on Patentability issued in PCT Application PCT/US2009/058151, mailed on Apr. 14, 2011.
Xiao Li
Zhang Jingyan
Zhong Huicai
Fernandes Errol
Pham Thanh V
SanDisk 3D LLC
The Marbury Law Group PLLC
LandOfFree
Self-assembly process for memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-assembly process for memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-assembly process for memory array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2765621