Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-08-06
2000-12-05
Monin, Jr., Donald L.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438200, 438210, 438233, 438241, H01L 218234
Patent
active
061566020
ABSTRACT:
A new method is provided for the creation of a resistive load in a semiconductor device whereby the semiconductor device further contains gate electrodes and a capacitor. Field isolation regions separate the active areas; a thin layer of gate oxide is created over these active regions. A first layer of poly is deposited, used for the gate electrode, for the bottom plate of the adjacent capacitor and for the resistor of high ohmic value. The gate poly is doped (in the first layer of poly); optionally the bottom plate of the capacitor can be doped. A dielectric layer is deposited for the dielectric of the capacitor; a second layer of poly is deposited, patterned and etched to form the capacitor top plate. The capacitor (dielectric and bottom plate), poly gates and the load resistor are patterned; the LDD regions for the transistors are created. The (gate, capacitor, resistor) spacers are formed, during and as part of the etch of the gate spacers a resistive spacer (called spacer since it serves to space or separate the two contact points of the resistor) is formed. The source/drain implants for the gate electrodes are performed thereby concurrently performing (self-aligned, due to the resistor spacer) implants for the contact regions of the resistor. All contacts (gate poly, source/drain and two contact points on the resistor) are salicided to achieve lower contact resistance.
REFERENCES:
patent: 5356826 (1994-10-01), Natsume
patent: 5489547 (1996-02-01), Erdeljac et al.
patent: 5543350 (1996-08-01), Chi et al.
patent: 5605853 (1997-02-01), Yoo et al.
patent: 5652174 (1997-07-01), Wuu et al.
patent: 5843815 (1998-12-01), Liaw
patent: 5866451 (1999-02-01), Yoo et al.
patent: 5918119 (1999-06-01), Huang
patent: 6004841 (1999-12-01), Chang et al.
Chu Shao-Fu Sanford
Lee Cerdin
Shao Kai
Chartered Semiconductor Manufacturing Ltd.
Monin, Jr. Donald L.
Pham Hoai
Pike Rosemary L. S.
Saile George O.
LandOfFree
Self-aligned precise high sheet RHO register for mixed-signal ap does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned precise high sheet RHO register for mixed-signal ap, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned precise high sheet RHO register for mixed-signal ap will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-960896