Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-03-26
2009-08-18
Chaudhari, Chandra (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257SE21427
Reexamination Certificate
active
07575977
ABSTRACT:
An integrated circuit includes both LDMOS devices and one or more low-power CMOS devices that are concurrently formed on a substrate using a deep sub-micron VLSI fabrication process. The LDMOS polycrystalline silicon (polysilicon) gate structure is patterned using a two-mask etching process. The first etch mask is used to define a first edge of the gate structure located away from the deep body/drain implant. The second etch mask is then used to define a second edge of the gate structure, and the second etch mask is then retained on the gate structure during subsequent formation of the deep body/drain implant. After the deep implant, shallow implants and metallization are formed to complete the LDMOS device.
REFERENCES:
patent: 6100556 (2000-08-01), Drowley et al.
patent: 6483149 (2002-11-01), Mosher et al.
patent: 6800528 (2004-10-01), Sasaki
patent: 6818494 (2004-11-01), Chen et al.
patent: 2005/0112822 (2005-05-01), Litwin
patent: 2005/0148114 (2005-07-01), Rhodes
patent: 2006/0006489 (2006-01-01), Park
Bengtsson et al. “Small-Signal and Power Evaluation of Novel BiCMOS-Compatible Short-Channel LDMOS Technology,” IEEE Transactions on Microwave Theory and Techniques, vol. 51, No. 3, Mar. 2003, pp. 1052- 1056.
Itonaga et al. “A High-Performance and Low-Noise CMOS Image Sensor with an Expanding Photodiode under the Isolation Oxide,” Electron Devices Meeting, 2005, IEDM Technical Digest, IEEE International, Dec. 5-7, 2005, 4 pgs.
Heiman Alexei
Levin Sharon
Naot Ira
Bever Patrick T.
Bever Hoffman & Harms LLP
Chaudhari Chandra
Tower Semiconductor Ltd.
LandOfFree
Self-aligned LDMOS fabrication method integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned LDMOS fabrication method integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned LDMOS fabrication method integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4139370