Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-10-01
2003-04-22
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S270000, C438S301000
Reexamination Certificate
active
06551881
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to methods for forming semiconductor devices, and more particularly to a method for forming a self-aligned dual-oxide UMOSFET device which self-aligns a channel body doping region and its associated junction, a region for depositing the gate oxide layer, and a depth of the field layer step for a sidewall of a trench with implantation of a channel dopant at multiple-energy levels.
BACKGROUND OF THE INVENTION
U.S. Pat. No. 5,637,898 describes a vertical low-voltage MOSFET construction which has a double oxide thickness along a trench sidewall and a non-uniform doping profile in the drift region. The concept of non-uniform doping profile in a drain region of a device is first described in U.S. Pat. Nos. 5,300,448 and 5,246,870, and the concept and practice of dual-oxide UMOSFET was first reported by Y. Baba et al., IEEE ISPSD symposium proceedings, p. 300,1992.
The utility of a trench UMOS device structure has been demonstrated by simulation, but attempts to fabricate the structures to achieve the performance advantage have been extremely complex, and not self-aligned.
SUMMARY OF THE INVENTION
The present invention contemplates a method for forming self-aligned dual-oxide UMOSFET which includes creating the gate by self-aligning the channel body doping region and its associated body-drift region junction, the region for depositing the gate insulating layer, and the depth of the field layer step for a sidewall of a trench with implantation of a channel dopant at multiple-energy levels.
The present invention further contemplates a self-aligned dual-oxide UMOSFET which includes a gate in the trench having a region having deposited thereon a gate insulating layer and a depth of a field layer step for a sidewall of the trench, both of which are self-aligned with the alignment and formation of the channel body doping region and the body-drift region junction through implantation of a channel dopant at multiple-energy levels.
REFERENCES:
patent: 5246870 (1993-09-01), Merchant
patent: 5300448 (1994-04-01), Merchant
patent: 5378914 (1995-01-01), Ohzu et al.
patent: 5583075 (1996-12-01), Ohzu et al.
patent: 5637898 (1997-06-01), Baliga
patent: 5864159 (1999-01-01), Takahashi
patent: 6034894 (2000-03-01), Maruyama et al.
patent: 6071803 (2000-06-01), Rutten et al.
patent: 6163052 (2000-12-01), Liu et al.
patent: 6222769 (2001-04-01), Maruyama et al.
patent: 6306724 (2001-10-01), Chen
patent: 6368911 (2002-04-01), Fu
Biren Steven B.
Koninklijke Philips Electronics , N.V.
Lindsay Jr. Walter L.
Niebling John F.
LandOfFree
Self-aligned dual-oxide umosfet device and a method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned dual-oxide umosfet device and a method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned dual-oxide umosfet device and a method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3076304