Self-aligned cell integration scheme

Details Self-aligned cell integration scheme Self-aligned cell integration scheme

2011-03-29

2011-03-29

Kebede, Brook (Department: 2823)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C977S742000

Reexamination Certificate

active

07915122

ABSTRACT:
A method of forming a self-aligned logic cell. A nanotube layer is formed over the bottom electrode. A clamp layer is formed over the nanotube layer. The clamp layer covers the nanotube layer, thereby protecting the nanotube layer. A dielectric layer is formed over the clamp layer. The dielectric layer is etched. The clamp layer provides an etch stop and protects the nanotube layer. The clamp layer is etched with an isotropic etchant that etches the clamp layer underneath the dielectric layer, creating an overlap of the dielectric layer, and causing a self-alignment between the clamp layer and the dielectric layer. A spacer layer is formed over the nanotube layer. The spacer layer is etched except for a ring portion around the edge of the dielectric layer. The nanotube layer is etched except for portions that are underlying at least one of the clamp layer, the dielectric layer, and the spacer layer, thereby causing a self-alignment between the clamp layer, the overlap to the dielectric layer, the spacer layer, and the nanotube layer.

REFERENCES:
patent: 4979149 (1990-12-01), Popovic et al.
patent: 6057637 (2000-05-01), Zettl et al.
patent: 6100109 (2000-08-01), Melzner et al.
patent: 6128214 (2000-10-01), Kuekes et al.
patent: 6187823 (2001-02-01), Haddon
patent: 6250984 (2001-06-01), Jin et al.
patent: 6256767 (2001-07-01), Kuekes et al.
patent: 6277318 (2001-08-01), Bower et al.
patent: 6314019 (2001-11-01), Kuekes et al.
patent: 6331262 (2001-12-01), Haddon
patent: 6342276 (2002-01-01), You et al.
patent: 6368569 (2002-04-01), Haddon
patent: 6409567 (2002-06-01), Amey, Jr. et al.
patent: 6423583 (2002-07-01), Avouris et al.
patent: 6426687 (2002-07-01), Osborn
patent: 6443901 (2002-09-01), Fraser
patent: 6445006 (2002-09-01), Brandes et al.
patent: 6495116 (2002-12-01), Herman
patent: 6495258 (2002-12-01), Chen et al.
patent: 7566478 (2003-01-01), Ward
patent: 6515339 (2003-02-01), Shin et al.
patent: 6528020 (2003-03-01), Dai et al.
patent: 6548841 (2003-04-01), Frazier et al.
patent: 6630772 (2003-10-01), Bower et al.
patent: 6645628 (2003-11-01), Shiffler, Jr. et al.
patent: 6707098 (2004-03-01), Hofmann et al.
patent: 6759693 (2004-07-01), Vogeli et al.
patent: 6803840 (2004-10-01), Hunt et al.
patent: 6808746 (2004-10-01), Dai et al.
patent: 6809462 (2004-10-01), Pelrine et al.
patent: 6809465 (2004-10-01), Jin
patent: 6833558 (2004-12-01), Lee et al.
patent: 6858197 (2005-02-01), Delzeit
patent: 6863942 (2005-03-01), Ren et al.
patent: 6896864 (2005-05-01), Clarke
patent: 6899945 (2005-05-01), Smalley et al.
patent: 6918284 (2005-07-01), Snow et al.
patent: 6919592 (2005-07-01), Segal et al.
patent: 6919740 (2005-07-01), Snider
patent: 6921575 (2005-07-01), Horiuchi et al.
patent: 6924538 (2005-08-01), Jaiprakash et al.
patent: 6946410 (2005-09-01), French et al.
patent: 6955937 (2005-10-01), Burke et al.
patent: 6969651 (2005-11-01), Lu et al.
patent: 6990009 (2006-01-01), Bertin et al.
patent: 7015500 (2006-03-01), Choi et al.
patent: 7057402 (2006-06-01), Cole et al.
patent: 7115864 (2006-10-01), Colbert
patent: 7115901 (2006-10-01), Bertin et al.
patent: 7115960 (2006-10-01), Bertin
patent: 7161403 (2007-01-01), Bertin
patent: 2001/0004979 (2001-06-01), Han et al.
patent: 2001/0023986 (2001-09-01), Mancevski
patent: 2002/0081380 (2002-06-01), Dillon
patent: 2002/0160111 (2002-10-01), Sun et al.
patent: 2002/0175390 (2002-11-01), Goldstein et al.
patent: 2003/0004058 (2003-01-01), Li et al.
patent: 2003/0122111 (2003-07-01), Glatkowski
patent: 2003/0177450 (2003-09-01), Nugent
patent: 2003/0200521 (2003-10-01), DeHon et al.
patent: 2004/0005723 (2004-01-01), Empedocles et al.
patent: 2004/0007528 (2004-01-01), Bakajin et al.
patent: 2004/0023253 (2004-02-01), Kunwar et al.
patent: 2004/0031975 (2004-02-01), Kern et al.
patent: 2004/0041154 (2004-03-01), Watanabe et al.
patent: 2004/0043527 (2004-03-01), Bradley et al.
patent: 2004/0071949 (2004-04-01), Glatkowski et al.
patent: 2004/0099438 (2004-05-01), Arthur et al.
patent: 2004/0104129 (2004-06-01), Gu et al.
patent: 2004/0238907 (2004-12-01), Pinkerton et al.
patent: 2004/0253167 (2004-12-01), Silva et al.
patent: 2004/0265550 (2004-12-01), Glatkowski et al.
patent: 2005/0053525 (2005-03-01), Segal et al.
patent: 2005/0056877 (2005-03-01), Rueckes et al.
patent: 2005/0065741 (2005-03-01), Segal et al.
patent: 2005/0068128 (2005-03-01), Yip
patent: 2005/0083635 (2005-04-01), Ooma et al.
patent: 2005/0095938 (2005-05-01), Rosenberger et al.
patent: 2006/0052509 (2006-03-01), Saitoh
patent: 2006/0183278 (2006-08-01), Bertin et al.
patent: 2006/0204427 (2006-09-01), Ghenciu et al.
patent: 2006/0237537 (2006-10-01), Empedocles et al.
patent: 2006/0237799 (2006-10-01), Lu et al.
patent: 2006/0258122 (2006-11-01), Whitefield et al.
patent: 2006/0278902 (2006-12-01), Sun et al.
patent: 2007/0003472 (2007-01-01), Tolt
patent: 2007/0004191 (2007-01-01), Gu et al.
patent: 2 364 933 (2002-02-01), None
patent: 2000203821 (2000-07-01), None
patent: 2001-035362 (2001-02-01), None
patent: 2004-090208 (2004-03-01), None
patent: WO-98/39250 (1998-09-01), None
patent: WO-99/65821 (1999-12-01), None
patent: WO-00/48195 (2000-08-01), None
patent: WO-01/03208 (2001-01-01), None
patent: WO-03/034142 (2001-10-01), None
patent: WO-02/48701 (2002-06-01), None
patent: WO-03/016901 (2003-02-01), None
Avouris, Phaedon, “Carbon Nanotube Electronics,” Chemical Physics 2002, 281:421-445.
Bachtold, A., et al, “Logic Circuits Based on Carbon Nanotubes,” Physical (2003) pp. 42-46.
Chen, J., et al, “Self-aligned Carbon Nanotube Transistors with Charge Transfer Doping,” Applied Physics Letters (2005) 86:123108-1-3.
Chen, J., et al, “Self-aligned Carbon Nanotube Transistors with Novel Chemicsl Doping,” IEDM (2004) 04:695-698.
Derycke, V., “Controlling Doping and Carrier Injection in Carbon NanotubeTransistors”, Applied Physics Letters, 2002. 80 (15) 2773-2775.
Derycke, V., et al., “Carbon Nanotube Inter- and Intramolecular Logic Gates”, Nano Letters, 2001. 1 (9) 453-456.
Duan, X., et al, “Nonvolatile Memory and Programmable Logic from Molecule-Gated Nanowires,” Nano Letters, (2002) vol. 0, No. 0, A-D, 3.4A-D.
Heinze, S., “Carbon Nanotubes as Schottky Barrier Transistors” Physical Review Letters, 2002. 89 (10) 106801-1-106801-4.
Huang, Y., et al, “Logic Gates and Computation from Assembled Nanowire Building Blocks,” Science (2001) 294(9):1313-1317.
Javey, A., et al, “Carbon Nanotube Field-Effect Transistors with Integrated Ohmic Contacts and High-κ Gate Dielectrics,” Nano Letters (2004) 4(3): 447-450.
Javey, A., et al, “Carbon Nanotube Transistor Arrays for Multistage Complementary Logic and Ring Oscillators,” Nano Letters, (2002) vol. 0, No. 0 - A-D.
Javey, A., et al, “High-κ Dielectrics for Advanced Carbon-Nanotube Transistors and Logic Gates,” Nature Materials (2002) 1:241-246.
Martel, R., et al, “Carbon Nanotube Field-Effect Transistors and Logic Circuits,”DAC 2002, Jun. 10-12, 2002, vol. 7.4, pp. 94-98.
Radosavljevic, M. et al., “Nonvolatile Molecular Memory Elements Based on Ambipolar Nanotube Field Effect Transistors”, Nano Letters, 2002. 2 (7) 761-764.
Rueckes, T. et al., “Carbon Nanotube—Based Nonvolatile Random Access Memory for Molecular Computing”, Science, 2000. 289, 94-97.
Wind, S., et al, “Fabrication and Electrical Characterization of Top Gate Single-Wall Carbon Nanotube Field-Effect Transistors,” IBM T.J. Watson Research Center, 6A1:1-9 plus figures 1-5.
Wind, S., et al, “Vertical Scaling of Carbon Nanotube Field-Effect Transistors Using Top Gate Electrodes,” Applied Physics Letters (2002), 80(20):3817-3819.
Kinaret, J.M., et al., “A Carbon-nanotube-based nanorelay,” Applied Physics Letter, vol. 82, No. 8, Feb. 24, 2003, pp. 1287-1289.
Ajayan, P. M. et al., “Applications of Carbon Nanotubes”, Carbon Nanotubes, vol. 80, pp. 391-425, 2001.
Berhan, L. et

Affiliated with

Also associated with

Rating

Self-aligned cell integration scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned cell integration scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned cell integration scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2774410