Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2008-07-29
2008-07-29
Nguyen, Hiep T (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
Reexamination Certificate
active
11160184
ABSTRACT:
The invention provides for selectively changing a line width for a memory, i.e., selecting one of a plurality of line widths for a memory. The selected line width is used in communicating with one or more processors. This provides increased flexibility and efficiency for communicating with the memory. In particular, a register can be set based on a desired line width, and subsequently used when locating data in the memory. The selected line width can be associated with each data block in the memory to allow multiple line widths to be used simultaneously. When implemented in a cache, multiple ways of the cache can be processed as a group to provide data during a single memory operation. The line width can be varied based on a task, a processor, and/or a performance evaluation.
REFERENCES:
patent: 4315312 (1982-02-01), Schmidt
patent: 4503501 (1985-03-01), Coulson et al.
patent: 4994962 (1991-02-01), Mageau et al.
patent: 5014195 (1991-05-01), Farrell et al.
patent: 5091851 (1992-02-01), Shelton et al.
patent: 5210842 (1993-05-01), Sood
patent: 5257360 (1993-10-01), Schnizlein et al.
patent: 5301296 (1994-04-01), Mohri et al.
patent: 5367653 (1994-11-01), Coyle et al.
patent: 5386547 (1995-01-01), Jouppi
patent: 5465342 (1995-11-01), Walsh
patent: 5586303 (1996-12-01), Willenz et al.
patent: 5721874 (1998-02-01), Carnevale et al.
patent: 5983293 (1999-11-01), Murakami
BUR920020025EP1 Supplementary European Search Report.
“Dynamically Variable Line-Size Cache Expoliting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs”, IEEE, Jan. 9, 1999, pp. 218-222.
Blanco Rafael
Smith Jack R.
Ventrone Sebastian T.
Jaklitsch Lisa U.
Nguyen Hiep T
LandOfFree
Selectively changeable line width memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selectively changeable line width memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selectively changeable line width memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3952496