Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Multiple layers
Patent
1997-08-05
2000-04-11
Brown, Peter Toby
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Multiple layers
438761, 438622, 438635, 438694, 438695, H01L 21441
Patent
active
060488026
ABSTRACT:
A method of forming low dielectric insulation between those pairs of conductive lines, of a level of interconnection for integrated circuits, having a gap of about 0.5 microns or less by depositing a nonconformal source with a poor step function for the insulating material, such as silane (SiH.sub.4) as the silicon (Si) source for silicon dioxide (SiO.sub.2), so as to create, in the gap, a large void whose dielectric constant is slightly greater than 1. After all of the conductive lines have received a deposit of conformal insulating material and a flowable insulating material, the composite insulating materials are removed, preferably by etching, from those pairs of conductive lines with a gap of about 0.5 microns or less. Now, a nonconformal insulating material with a poor step function is deposited and creates a large void in the open gaps of 0.5 microns or less. After creating the void, the deposition continues and is planarized at the desired composite thickness of insulation. Alternatively, a thin conformal insulating layer is first deposited as a liner on the conductive lines. The resulting structure of the interconnection level comprises a layer of insulation between and on the conductive lines with the dielectric constant of the insulation between the pairs of conductive lines with the gap of 0.5 or less being, in combination with the void, at least about 3 or lower, and all of the remaining gaps are filled with the flowable insulating material and are void free with a composite dielectric constant of greater than about 3.5.
REFERENCES:
patent: 5004704 (1991-04-01), Maeda et al.
patent: 5124014 (1992-06-01), Foo et al.
patent: 5275977 (1994-01-01), Otsubo et al.
patent: 5278103 (1994-01-01), Mallon et al.
patent: 5432128 (1995-07-01), Tsu
patent: 5451804 (1995-09-01), Lur et al.
patent: 5530293 (1996-06-01), Cohen et al.
patent: 5566045 (1996-10-01), Summerfelt et al.
Avanzino Steven
Cheung Robin
Erb Darrell
Klein Rich
Advanced Micro Devices , Inc.
Brown Peter Toby
Oh Edwin
LandOfFree
Selective nonconformal deposition for forming low dielectric ins does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective nonconformal deposition for forming low dielectric ins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective nonconformal deposition for forming low dielectric ins will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1176315