Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-07-26
2004-11-16
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S287000, C438S591000, C438S706000
Reexamination Certificate
active
06818493
ABSTRACT:
BACKGROUND OF THE INVENTION
In developing high-k dielectrics for use as gate insulating layers, the most common type of such high-k dielectrics have been metal oxides. These metal oxides have a significant higher dielectric constant than the historic gate insulator of silicon oxide. In developing these metal oxides it has become a problem of doping the source/drain with implants through such metal oxides. Thus, implanting through these metal oxides has been difficult because the metal oxides absorb and impede the progress of the dopants that are being implanted. This can result in shallower source/drain regions, which is undesirable, and also in the PN junctions being less abrupt. The energy of the implant can be increased to achieve the desired depth of the source/drains but the abruptness of the PN junctions that are formed is still reduced. The disadvantage of PN junctions that are not abrupt is increased resistance of the doped region due to the larger areas of low concentration of doping and also higher current leakage. The higher current leakage may result from the depletion region extending further and enclosing more areas that have defects. Further, the metal oxide must ultimately be removed in order to make contact to the source/drains.
To overcome this disadvantage of implanting through a metal oxide, there have been attempts to remove the metal oxide prior to performing the source/drain implants. Removal of this metal oxide, however, has been very difficult to control. If the etch of the metal oxide continues for too long, the underlying interfacial oxide is removed and the underlying silicon is pitted. Thus there is a need to provide a technique for removing metal oxides that does not result in pitting this silicon substrate.
REFERENCES:
patent: 4708766 (1987-11-01), Hynecek
patent: 4834834 (1989-05-01), Ehrlich et al.
patent: 5292673 (1994-03-01), Shinriki et al.
patent: 5300187 (1994-04-01), Lesk et al.
patent: 5405491 (1995-04-01), Shahvandi et al.
patent: 5621681 (1997-04-01), Moon
patent: 5625217 (1997-04-01), Chau et al.
patent: 5726102 (1998-03-01), Lo
patent: 5776356 (1998-07-01), Yokoyama et al.
patent: 5783478 (1998-07-01), Chau et al.
patent: 6004850 (1999-12-01), Lucas et al.
patent: 6020024 (2000-02-01), Maiti et al.
patent: 6037268 (2000-03-01), Dautartas
patent: 6115281 (2000-09-01), Aggarwal et al.
patent: 6130103 (2000-10-01), Cuchiaro et al.
patent: 6144057 (2000-11-01), Yamazaki
patent: 6162738 (2000-12-01), Chen et al.
patent: 6165375 (2000-12-01), Yang et al.
patent: 6165802 (2000-12-01), Cuchiaro et al.
patent: 6171934 (2001-01-01), Joshi et al.
patent: 6197642 (2001-03-01), Yeh et al.
patent: 6203613 (2001-03-01), Gates et al.
patent: 6204130 (2001-03-01), Gardner et al.
patent: 6204203 (2001-03-01), Narwankar et al.
patent: 6222240 (2001-04-01), Gardner et al.
patent: 6232209 (2001-05-01), Fujiwara et al.
patent: 6242350 (2001-06-01), Tao et al.
patent: 6291867 (2001-09-01), Wallace et al.
patent: 6294820 (2001-09-01), Lucas et al.
patent: 6300202 (2001-10-01), Hobbs et al.
patent: 6348386 (2002-02-01), Gilmer
patent: 6383873 (2002-05-01), Hegde et al.
patent: 6403432 (2002-06-01), Yu et al.
patent: 6413829 (2002-07-01), Yu
patent: 6465853 (2002-10-01), Hobbs et al.
patent: 6486080 (2002-11-01), Chooi et al.
patent: 6495436 (2002-12-01), Ahn et al.
patent: 6495890 (2002-12-01), Ono
patent: 6514828 (2003-02-01), Ahn et al.
patent: 2 694 131 (1994-01-01), None
patent: 53129971 (1978-11-01), None
patent: 10340893 (1998-12-01), None
patent: 2000-058515 (2000-02-01), None
patent: 2002075972 (2002-03-01), None
patent: WO 00/34985 (2000-06-01), None
Anonymous, “Method for Etching of Hafnium and Zirconium Oxide Metal Layers,” Research Disclosure, Jun. 1, 1989, p. 401, No. 302, Kenneth Mason Publications, Hampshire, GB.
Yue Kuo, “Anomalous High Rate Reactive Ion Etching Process for Idium Tin Oxide,” Japanese Journal of Applied Physics, May 15, 1997, pp. L629-L631, vol. 36 No. 5B, Publication Office Japanese Journal of Applied Physics, Tokyo.
T. Kanniainen et al., “Growth of Dielectric HfO2/TA205Thin Film Nanolaminate Capacitors by Atomic Layer Epitaxy,” Electrochemical Society Proceedings, Aug. 31, 1997, pp. 36-46, vol. 97-31, Electrochemical Society, New Jersey.
Hobbs Christopher C.
Tobin Philip J.
Clingan, Jr. James L.
Fourson George
Motorola Inc.
Toledo Fernando
Vo Kim-Marie
LandOfFree
Selective metal oxide removal performed in a reaction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective metal oxide removal performed in a reaction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective metal oxide removal performed in a reaction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3331423