Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-06-30
2000-11-07
Bowers, Charles
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438233, 438592, 438759, H01L 21336
Patent
active
061436135
ABSTRACT:
A technique for processing an integrated circuit is disclosed. This technique includes the formation of a polysilicon resistor without silicide next to a polysilicon transistor gate with silicide. Prior to silicidation, an oxide layer coats both polysilicon structures. A portion of the oxide layer is removed by chemical-mechanical polishing to define a generally planar surface from the remaining oxide layer and reexposed portions of each polysilicon structure. A metal layer is deposited on the surface. The portion of the metal layer over the polysilicon resistor structure is removed through a lithographic procedure. A self-aligned silicidation procedure is performed to form a silicide from the metal remaining over the polysilicon gate structure. The formation of both structures is then completed.
REFERENCES:
patent: 4451328 (1984-05-01), Dubois
patent: 4514233 (1985-04-01), Kawabuchi
patent: 4551907 (1985-11-01), Mukai
patent: 4609568 (1986-09-01), Koh et al.
patent: 4643777 (1987-02-01), Maeda
patent: 4727045 (1988-02-01), Cheung et al.
patent: 4803173 (1989-02-01), Sill et al.
patent: 4826781 (1989-05-01), Asahina et al.
patent: 4948747 (1990-08-01), Pfiester
patent: 5013678 (1991-05-01), Winnerl et al.
patent: 5025741 (1991-06-01), Suwanai et al.
patent: 5045483 (1991-09-01), DeLong et al.
patent: 5068201 (1991-11-01), Spinner, III et al.
patent: 5134088 (1992-07-01), Zetterlund
patent: 5168076 (1992-12-01), Godinho et al.
patent: 5268330 (1993-12-01), Givens et al.
patent: 5304502 (1994-04-01), Hanagasaki
patent: 5310692 (1994-05-01), Chan et al.
patent: 5356826 (1994-10-01), Natsume
patent: 5366911 (1994-11-01), Lur et al.
patent: 5434093 (1995-07-01), Chau et al.
patent: 5447875 (1995-09-01), Mosehi
patent: 5516716 (1996-05-01), Hawkins et al.
patent: 5527722 (1996-06-01), Hutter et al.
patent: 5545579 (1996-08-01), Liang et al.
patent: 5585661 (1996-12-01), McLachlan et al.
patent: 5610083 (1997-03-01), Chan et al.
patent: 5633187 (1997-05-01), Hsu
patent: 5683941 (1997-11-01), Kao et al.
patent: 5780349 (1998-07-01), Naem
patent: 5843834 (1998-12-01), Naem
patent: 5869396 (1999-02-01), Pan et al.
patent: 5953612 (1999-09-01), Lin et al.
Bowers Charles
Schillinger Laura W
VLSI Technology Inc.
LandOfFree
Selective exclusion of silicide formation to make polysilicon re does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective exclusion of silicide formation to make polysilicon re, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective exclusion of silicide formation to make polysilicon re will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1640036