Scan stream sequencing for testing integrated circuits

Details Scan stream sequencing for testing integrated circuits Scan stream sequencing for testing integrated circuits

2005-08-23

2008-11-18

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

Reexamination Certificate

active

07454678

ABSTRACT:
A system and method for processing scan data for integrated circuit testing. Scan data is divided into three groups of scan data segments: scan-in data segments, scan-out data segments and scan-mask data segments. The sequence of scan data segments in each group constitutes the operative test data in a scan stream. Each scan stream is represented by a table having a row corresponding to each scan data segment in the stream. Each row has four fields: a start address, a segment length, a start pad length and an end pad length. Scan streams consist of the bit sequence of segment data interposed by dummy data corresponding in length to the start pad and end pad lengths. Scan streams are interleaved by using the pad lengths to time the processing of scan data segments.

REFERENCES:
patent: 4687988 (1987-08-01), Eichelberger et al.
patent: 4931723 (1990-06-01), Jeffrey et al.
patent: 4947357 (1990-08-01), Stewart et al.
patent: 5029166 (1991-07-01), Jarwala et al.
patent: 5122988 (1992-06-01), Graeve
patent: 5187712 (1993-02-01), Malleo-Roach et al.
patent: 5212443 (1993-05-01), West et al.
patent: 5239262 (1993-08-01), Grutzner et al.
patent: 5321701 (1994-06-01), Raymond et al.
patent: 5477139 (1995-12-01), West et al.
patent: 5479414 (1995-12-01), Keller et al.
patent: 5574731 (1996-11-01), Qureshi
patent: 5606568 (1997-02-01), Sudweeks
patent: 5675589 (1997-10-01), Yee
patent: 5701309 (1997-12-01), Gearhardt et al.
patent: 5701335 (1997-12-01), Neudeck
patent: 5802075 (1998-09-01), Carpenter et al.
patent: 5825787 (1998-10-01), Statovici
patent: 5838694 (1998-11-01), Illes et al.
patent: 5913022 (1999-06-01), Tinaztepe et al.
patent: 5923675 (1999-07-01), Brown et al.
patent: 5928374 (1999-07-01), Shimizu et al.
patent: 6014763 (2000-01-01), Dhong et al.
patent: 6014764 (2000-01-01), Graeve et al.
patent: 6049901 (2000-04-01), Stock et al.
patent: 6134687 (2000-10-01), Chakradhar et al.
patent: 6242269 (2001-06-01), Whetsel
patent: 6557129 (2003-04-01), Rajski et al.
patent: 6748564 (2004-06-01), Cullen et al.
patent: 6769081 (2004-07-01), Parulkar
patent: WO 99/14611 (1999-03-01), None
Preliminary Search Rep. Jul. 29, 2003, France.
Wunderlich, H.J.; Hellebrand, S.; The Pseudoexhaustive test of sequential circuits; Proceedings International Test Conference, ‘Meeting the Tests of Time’; Aug. 29-31, 1989; pp. 19-27.
Hamzaoglu, I.; Patel, J.H.; Reducing test application time for full scan embedded cores; Digest of Papers Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing; Jun. 15, 1999-Jun. 18, 1999; pp. 260-267.
Song Ho Lee; hyun Chul Noh; compact test generation for full scan sequential circuits using multiple frame vectors; Electronics Letters; vol. 35, Issue: 3; Feb. 4, 1999 (pp. 182-183).
T. Yamaguchi, “An Efficient Method for Compressing Test Data”, International Test Conference; IEEE, 1997, Paper 4.1, pp. 79-88.
“International Technology Roadmap for Semiconductors, 2000 Update, Test and Test Equipment”, 5 pages.
Lee Whetsel, Update Presentation of the IEEE P1500 Scaleable Architecture for Testing Embedded Cores, IEEE P1500 Architecture Task Force, 2000, Copyright @ 2000 IEEE P1500, May 5, 2009, 9 pages.
E. B. Eichelberger, T.W. Williams “A Logic Design Structure for LSI Testability”, In Proc., 14th Design Automation Conference, Jun. 1977, pp. 462-468.
E. E. Muehldorf, “Designing LSI Logic for Testability”, ITC 1976, pp. 45-49.
H. Bouwmeester et al., “Minimizing Test Time by Exploiting Parallelism in Macro Test”, ITC 1993, pp. 451-460.
J. Aerts, E. Marinissen, “Scan Chain Design for Test Time Reduction in Core-Based ICs,” ITC, 1998.
T. Wood, “The Test and Debut Features of the AMD K7 Microprocessor,”ITC, 1999.
A. Jas and N. Touba, “Test Vector Decompression via Cyclical Scan Chains and its Application to Testing Core-Based Designs,” ITC, 1998.
Hansen, Peter, “Testing Conventional Logic and Memory Clusters Using Boundary Scan Devices as Virtual ATE Channels,” ITC, 1989.

Affiliated with

Also associated with

Rating

Scan stream sequencing for testing integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scan stream sequencing for testing integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan stream sequencing for testing integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4029189