Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2000-04-04
2004-11-02
Moise, Emmanuel L. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S733000
Reexamination Certificate
active
06813739
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of electrical integrated circuit testing. More particularly, the present invention relates to a scan test interface utilized to facilitate a system level scan test architecture.
BACKGROUND OF THE INVENTION
Electronic systems and circuits have made a significant contribution towards the advancement of modern society and are utilized in a number of applications to achieve advantageous results. Numerous electronic technologies such as digital computers, calculators, audio devices, video equipment, and telephone systems have facilitated increased productivity and reduced costs in analyzing and communicating data, ideas and trends in most areas of business, science, education and entertainment. Frequently, electronic systems designed to provide these results include numerous printed circuit boards (PCBs) comprising a variety of microelectronic integrated circuits (ICs). Efficient and reliable system wide testing of ICs included in an electronic system is critical in determining if a system operates properly and provides desired results.
The complexity of commonly used integrated circuits has advanced dramatically and built in self test (BIST) diagnostics capability is essential for effective circuit testing, debugging, and maintenance. Modern BIST techniques typically include the insertion of a scan test architecture in an IC to provide controllability and observability of IC components. Usually, scan test architectures include the ability to extract or insert state information to and from a number of devices within a system (e.g., a computer system) that conform to a scan testing specification. Scan testing of complex electronic systems and circuits often requires analysis of measurements taken or “captured” at numerous test points (e.g., appropriately selected circuit nodes) after the application of test vectors to stimulate certain aspects of a circuit (e.g., a NAND gate, OR gate, functional logic devices, etc.).
Scan test architectures usually include special signals that provide directions and test vectors for scan test operations. For example, an International Electrical and Electronic Engineering (IEEE) Standard 1149.1 (also referred to as Joint Task Action Group (JTAG)) boundary scan compliant architecture requires at least 4 signals to be dedicated to scan test operations. The IEEE 1149.1 standard signals are Test Data In (TDI), Test Data Out (TDO), Test Clock (TCK) and Test Mode Select (TMS). In addition JTAG IEEE 1149.1 boundary scan standard architectures often include other optional signals, such as a very common test reset (TRST) signal. Coordinating the communication of typical scan test signals (e.g., IEEE 1149.1 compliant signals) to a multitude of various destinations throughout a typical electronic system (e.g., test points, test controllers, test registers, etc.) often requires significant resources.
Traditional system level scan test architectures typically rely upon dedicated communication lines to communicate scan test signals. The dedicated scan test communication lines are often arranged in a star configuration in which scan test control signals are transmitted directly from a central controller to test points or PCB slots in the scan test system. Typically, each test point or PCB slot in a system requires a set of scan test control signals resulting in significant resources being expended on providing numerous dedicated lines for communication of scan test signals to each testing point or PCB slot. The numerous lines typically required in a star configuration also imposes significant limitations of the number of PCBs that are scanned in an individual module.
Traditional scan test systems also typically require the insertion of an external scan control PCB for system level scan control and signaling. These external scan control PCBs pose particular problems for module to module interconnect testing, often requiring additional resources to be expended designing and implementing a scan multiplexer box to direct scan operations at particular modules. Additionally, scan controller PCBs are usually difficult to physically install and remove since they are not typically part of a product design. Furthermore, a scan controller PCB is not usually controlled (e.g., reset) by an overall electronic system controller and thus causes additional problems when it is installed during normal operations.
In addition to requiring significant resources to be expended on providing numerous dedicated lines for scan test communications, traditional system level scan test architectures typically have other serious limitations and inconvenient idiosyncrasy that detract from desirable scan test control and observability functions. For example, typical system levels scan test architectures are usually limited to one scan test chain on each target PCB. This makes testing of PCBs that have scannable devices on subordinate (e.g., daughter) PCBs difficult, especially if the PCBs are reconfigured. Reconfiguring in a traditional system level scan test architecture is particularly problematic for most scan test tools because they usually require significant resources to program the software to cope with the large number of reconfiguration scenarios that are possible.
Additional difficulties are experienced in traditional system level scan test architecture systems that do not accommodate idiosyncrasies of various scan test system configurations. Electronic systems utilizing scan test methodologies typically include a variety of devices arranged in numerous configurations. Usually a designer has to manually supply information regarding a PCB type, revision level, serial number and other logistical information to scan test software for configuration operations. Futher problems arise when a downstream electronic system device is not truly compliant with IEEE 1149.1 standards. A variety of devices require a dedicated scan test enable signal and numerous devices utilize a single reset for both normal operations and scan test operations.
What is required is a system and method that facilitates efficient and effective scan testing on a system wide basis. The system and method should facilitate retrieval of information regarding a downstream device. The system and method should also assist non-compliant devices to function properly during scan test operations.
SUMMARY OF THE INVENTION
Accordingly, the present invention is a scan test interface system and method that facilitates efficient and effective scan testing on a system wide basis. The present invention provides a scan test signal interface between an upstream scan test device and a downstream scan test device. The system and method of the present invention includes a scan test interface with supplemental functions that accommodate idiosyncrasies of various scan test system configurations experienced in traditional system level scan test architecture systems. The supplemental functions of the present invention scan test interface system and method facilitate retrieval of information regarding a downstream device and assist non-compliant devices to function properly during scan test operations. One embodiment of a scan test interface also includes general purpose Input/Output (I/O) ports that are independently programmed to operate as an input, an output or bi-directional I/O.
In one embodiment of the present invention, a scan test interface facilitates scan testing of downstream devices by flexibly interacting with the downstream devices. In one exempalry embodiment of the present invention, a number in can (NIC) circuit supports retrieval of information regarding downstream devices (e.g., the device type, revision level, serial number, etc.). The retrieved information enables scan test software to configure itself rather than needing manual input of this information or empirically extracting the information. One embodiment of the present invention includes general purpose Input/Output (I/O) bits or ports that are independently programmed to operate as an input, an output or b
Dooley Matthew C.
Moise Emmanuel L.
Schwegman Lundberg Woessner & Kluth P.A.
Silicon Graphics Inc.
LandOfFree
Scan interface chip (SIC) system and method for scan testing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scan interface chip (SIC) system and method for scan testing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan interface chip (SIC) system and method for scan testing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3295476