Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2011-08-23
2011-08-23
Tabone, Jr., John J (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S726000, C714S732000, C714S735000, C714S738000, C714S742000
Reexamination Certificate
active
08006152
ABSTRACT:
A method comprises generating a test pattern for a device under test (DUT), wherein the DUT comprises a plurality of scan chains coupled to a plurality of multiple input shift registers (MISRs). The plurality of faults detected by a first MISR and by a second MISR are identified. In the event the plurality of faults detected by the first MISR does not include any of the plurality of faults detected by the second MISR and the plurality of faults detected by the second MISR does not include any of the plurality of faults detected by the first MISR, the first MISR and the second MISR are coupled as an independent MISR pair. The test pattern is applied to the DUT to generate a scan chain output. The independent MISR pair captures the scan chain output to generate a test signature. The test signature is compared with a known good signature.
REFERENCES:
patent: 4503536 (1985-03-01), Panzer
patent: 5727000 (1998-03-01), Pizzica
patent: 5912901 (1999-06-01), Adams et al.
patent: 6327687 (2001-12-01), Rajski et al.
patent: 6543020 (2003-04-01), Rajski et al.
patent: 6557129 (2003-04-01), Rajski et al.
patent: 6678739 (2004-01-01), Muraoka
patent: 6751767 (2004-06-01), Toumiya
patent: 6950974 (2005-09-01), Wohl et al.
patent: 7111209 (2006-09-01), Rajski et al.
patent: 7225376 (2007-05-01), Appinger et al.
patent: 7284176 (2007-10-01), Wang et al.
patent: 7302624 (2007-11-01), Rajski et al.
patent: 7302626 (2007-11-01), Balakrishnan et al.
patent: 7444567 (2008-10-01), Wang et al.
patent: 7487420 (2009-02-01), Keller
patent: 7747920 (2010-06-01), Wang et al.
patent: 2006/0200719 (2006-09-01), Keller
patent: 2007/0050693 (2007-03-01), Kiryu
patent: 2010/0218062 (2010-08-01), Wang et al.
patent: 2010/0287430 (2010-11-01), Wang et al.
Bayraktaroglu. I., et al., “Concurrent Application of Compaction and Compression for Test Time and Data Volume Reduction in Scan Designs”, IEEE 2003, Transactions on Computers, V. 52 #11, Nov. 2003.
Crosby Patrick R.
Ramsour William D.
Truong Bao G.
Ward Samuel I.
Caldwell, Esq. Patrick E.
International Business Machines - Corporation
Tabone, Jr. John J
The Caldwell Firm, LLC
LandOfFree
Scan chain fail diagnostics does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scan chain fail diagnostics, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan chain fail diagnostics will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2628119