Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-07-03
2007-07-03
Britt, Cynthia (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C716S030000
Reexamination Certificate
active
10707373
ABSTRACT:
A structure and method for performing scan chain diagnosis. The structure comprises a diagnosed/target scan chain and one or more good observation scan chains. Observing logic paths from the target scan chain to observation scan chains can be identified according to a pre-specified criterion. The diagnosed scan chain is loaded in series with a test pattern. Then, the contents of the observed latch(es) in the diagnosed scan chain propagate through the observing logic paths. Then, the output signals of the observing logic paths are strobed into the observing latch(es) in the observing scan chain(s). Then, the observing scan chain(s) are unloaded and the contents of the observing latch(es) are collected and analyzed to determine the defect types and the defect ranges in the diagnosed scan chain.
REFERENCES:
patent: 4630270 (1986-12-01), Petit et al.
patent: 5598421 (1997-01-01), Tran et al.
patent: 5663967 (1997-09-01), Lindberg et al.
patent: 6016564 (2000-01-01), Hosokawa
patent: 6278956 (2001-08-01), Leroux et al.
patent: 6308290 (2001-10-01), Forlenza et al.
patent: 6442720 (2002-08-01), Koprowski et al.
patent: 6553524 (2003-04-01), Das
patent: 6694454 (2004-02-01), Stanley
patent: 2002/0188903 (2002-12-01), Chu et al.
patent: 2003/0131294 (2003-07-01), Motika et al.
patent: 1130410 (2006-09-01), None
“Diagnosing Scan Chain Faults” by Kundu, S. This paper appears in: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Publication Date: Dec. 1994 vol. 2, Issue: 4 On pp. 512-516 ISSN: 1063-8210 INSPEC Accession No. 4839256.
“Scan Chain Diagnosis Using IDDQ Current Measurement” by Hirase et al. This paper appears in: Eighth Asian Test Symposium, 1999. (ATS '99) Proceedings. Publication Date: 1999 On pp. 153-157 ISBN: 0-7695-0315-2 INSPEC Accession No. 6544163.
Schafer et al., Partner SRLS for Improved Shift Register Diagnostics, IEEE VLSI Test Symposium 1992, pp. 198-201.
Huisman Leendert M.
Pastel Leah M.
Britt Cynthia
LeStrange Michael
LandOfFree
Scan chain diagnostics using logic paths does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scan chain diagnostics using logic paths, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan chain diagnostics using logic paths will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3738839