Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2011-03-22
2011-03-22
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S731000
Reexamination Certificate
active
07913131
ABSTRACT:
A scan chain cell24is provided with a built-in delay testing capability. An inverter32generates an inverted form of the cell output which is available within the scan chain cell24for rapid use in forming a transition at the cell output Q. Clock gating circuitry36, 38is responsive to a hold signal to block the functional path34, 26, 28through the scan chain cell and hold the output signal when desired. The functional clock clk may be clocked twice at speed to trigger capture of the results of processing the output of the scan chain cell24for the non-inverted value followed by the (internally generated) inverted value, i.e. a signal transition. In this way delay testing of the functional circuitry18can be performed.
REFERENCES:
patent: 5329532 (1994-07-01), Ikeda et al.
patent: 5448575 (1995-09-01), Hashizume
patent: 5715171 (1998-02-01), Mori et al.
patent: 6806731 (2004-10-01), Kohno
patent: 7162673 (2007-01-01), Wong
patent: 2007/0245192 (2007-10-01), Furuya
patent: 2007/0262787 (2007-11-01), Chakraborty et al.
patent: 2009/0125769 (2009-05-01), Nguyen et al.
patent: 2009/0132882 (2009-05-01), Chen
Savir, J.; , “Scan latch design for delay test,” Test Conference, 1997. Proceedings., International , vol., No., pp. 446-453, Nov. 1-6, 1997 doi: 10.1109/TEST.1997.639650.
Tekumalla, R.; Menon, P.R.; , “Delay-testable non-scan sequential circuits with clock suppression ,” Circuits and Systems, 1996. ISCAS '96., ‘Connecting the World’., 1996 IEEE International Symposium on , vol. 4, No., pp. 137-140 vol. 4, May 12-15, 1996 doi: 10.1109/ISCAS.1996.541918.
Vermaak et al., Using the Oscillation Test Method to Test for Delay Faults in Embedded Cores, (2004), pp. 1105-1110.
ARM Limited
Britt Cynthia
Nixon & Vanderhye P.C.
LandOfFree
Scan chain cell with delay testing capability does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scan chain cell with delay testing capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan chain cell with delay testing capability will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2735299