Scan-based integrated circuit having clock frequency divider

Details Scan-based integrated circuit having clock frequency divider Scan-based integrated circuit having clock frequency divider

2007-11-08

2011-11-22

Cao, Chun (Department: 2115)

Electrical computers and digital processing systems: support

Synchronization of clock or timing signals, data, or pulses

C713S501000, C714S731000

Reexamination Certificate

active

08065549

ABSTRACT:
An integrated circuit includes a clock generator and a synchronous clock circuit unit. The clock generator generates a first clock signal, a second clock signal, and a third clock signal, which are synchronized with one another and are provided with mutually different frequencies. The synchronous clock circuit unit includes synchronous clock circuits to which the first clock signal, the second clock signal, and the third clock signal are inputted, respectively. The synchronous clock circuits are scanned by use of the first clock signal, the second clock signal, and the third clock signal.

REFERENCES:
patent: 6442722 (2002-08-01), Nadeau-Dostie et al.
patent: 6510534 (2003-01-01), Dostie et al.
patent: 6966021 (2005-11-01), Rajski et al.
patent: 7155651 (2006-12-01), Nadeau-Dostie et al.
patent: 7194669 (2007-03-01), Nadeau-Dostie
patent: 7710801 (2010-05-01), Li
patent: 2002/0120896 (2002-08-01), Wang et al.
patent: 2003/0084390 (2003-05-01), Tamarapalli et al.
patent: 2002-124852 (2002-04-01), None

Affiliated with

Also associated with

Rating

Scan-based integrated circuit having clock frequency divider does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scan-based integrated circuit having clock frequency divider, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan-based integrated circuit having clock frequency divider will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4285352