Scan architecture for full custom blocks

Details Scan architecture for full custom blocks Scan architecture for full custom blocks

2011-05-31

2011-05-31

Kerveros, James C (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

Reexamination Certificate

active

07954025

ABSTRACT:
A output storage latch within a combinational logic circuit may be adapted to form a scan flip-flop latch that supports both functional operation and scan chain testing of a combinational logic matrix included in the combinational logic circuit. A described master/slave clock approach allows the scan flip-flop latch to support receiving into a scan chain a sequence of test input data, execution of combinational logic matrix testing based on the test input data, and sequentially outputting test results to a test result register for comparison with expected results. The described scan flip-flop latch may be used along side unaltered output storage latches thereby allowing flexibility with respect to the number and placement scan chain test points within an integrated circuit. Use of the described dual-use scan flip-flop latch results in a less complex circuit design, reduced circuit area requirements and improved reliability.

REFERENCES:
patent: 4862068 (1989-08-01), Kawashima et al.
patent: 5041742 (1991-08-01), Carbonaro
patent: 5568429 (1996-10-01), D'Souza et al.
patent: 5619511 (1997-04-01), Sugisawa et al.
patent: 6023179 (2000-02-01), Klass
patent: 6434069 (2002-08-01), Heightley et al.
patent: 6639443 (2003-10-01), Campbell
patent: 6686775 (2004-02-01), Campbell
patent: 6950973 (2005-09-01), Campbell
patent: 7000164 (2006-02-01), Siegel et al.
patent: 7487417 (2009-02-01), Branch et al.
patent: 7596732 (2009-09-01), Branch et al.
patent: 7793180 (2010-09-01), Shrivastava
patent: 2003/0226077 (2003-12-01), Zyuban et al.
patent: 2005/0138512 (2005-06-01), Inuzuka et al.
Notice of Allowance issued in U.S. Appl. No. 12/547,727, dated Nov. 26, 2010.

Affiliated with

Also associated with

Rating

Scan architecture for full custom blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scan architecture for full custom blocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan architecture for full custom blocks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2691011