Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-08-03
2008-11-11
Tu, Christine T (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S731000
Reexamination Certificate
active
07451369
ABSTRACT:
An integrated circuit having a scalable boundary scan architecture. Logic elements, each including at least one data storage element, are arranged in rows and columns. A data distribution system couples the data storage elements together to form a boundary scan chain that traverses the columns in order, e.g., a first column, then a second column, and so forth, from top to bottom in each column. A clock distribution system is coupled to each of the data storage elements in the chain, and provides a clock signal to the first and second columns, again from top to bottom. The clock distribution system provides the clock signal to the top of the second column prior to providing it to the top of the first column. In some embodiments, an additional flip-flop is added to the boundary scan chain for each logic element, to increase the overall operating frequency of the scan chain.
REFERENCES:
patent: 5717700 (1998-02-01), Crouch et al.
patent: 7327161 (2008-02-01), Jang et al.
patent: 7345507 (2008-03-01), Young et al.
patent: 2004/0250185 (2004-12-01), Date
Xilinx, Inc.; “Virtex-4 Configuration Guide”; UG071 (v1.4); Jan. 24, 2006; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 57-65.
Oh Kwansuhk
Pang Raymond C.
Cartier Lois D.
Tu Christine T
Xilinx , Inc.
LandOfFree
Scalable columnar boundary scan architecture for integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable columnar boundary scan architecture for integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable columnar boundary scan architecture for integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4045199