Sample and hold memory sense amplifier

Details Sample and hold memory sense amplifier Sample and hold memory sense amplifier

2007-06-26

2007-06-26

Nguyen, Viet Q. (Department: 2827)

Static information storage and retrieval

Read/write circuit

Differential sensing

C365S205000, C365S210130, C365S212000, C365S204000, C365S202000, C365S203000

Reexamination Certificate

active

10931786

ABSTRACT:
A memory sense amplifier includes a sample and hold circuit followed by a differential amplifier. The sample and hold circuit samples a reference voltage on a bit line of a memory circuit when the sense amplifier is reset and a signal voltage on the same bit line when a signal representing a data bit is present in the bit line. The differential amplifier amplifies the difference between the signal voltage and the reference voltage.

REFERENCES:
patent: 4985643 (1991-01-01), Proebsting
patent: 5237533 (1993-08-01), Papaliolios
patent: 5568440 (1996-10-01), Tsukude et al.
patent: 5708622 (1998-01-01), Ohtani et al.
patent: 5818750 (1998-10-01), Manning
patent: 5828611 (1998-10-01), Kaneko et al.
patent: 5940317 (1999-08-01), Manning
patent: 5995163 (1999-11-01), Fossum
patent: 6052307 (2000-04-01), Huber et al.
patent: 6115316 (2000-09-01), Mori et al.
patent: 6141239 (2000-10-01), Manning
patent: 6150851 (2000-11-01), Ohmi et al.
patent: 6157688 (2000-12-01), Tamura et al.
patent: 6166367 (2000-12-01), Cho
patent: 6198677 (2001-03-01), Hsu et al.
patent: 6246622 (2001-06-01), Sugibayashi
patent: 6262930 (2001-07-01), Mori et al.
patent: 6285613 (2001-09-01), Koya
patent: 6288575 (2001-09-01), Forbes
patent: 6304505 (2001-10-01), Forbes et al.
patent: 6319800 (2001-11-01), Manning
patent: 6341088 (2002-01-01), Sakamoto et al.
patent: 6400629 (2002-06-01), Barth et al.
patent: 6538476 (2003-03-01), Forbes
patent: 6759657 (2004-07-01), Iida et al.
patent: 6803794 (2004-10-01), Martin et al.
patent: 6809981 (2004-10-01), Baker
patent: 6813190 (2004-11-01), Marotta et al.
patent: 6822904 (2004-11-01), Gallo et al.
patent: 6822919 (2004-11-01), Sahoo
patent: 6842377 (2005-01-01), Takano et al.
patent: 6861634 (2005-03-01), Rossi
patent: 6885396 (2005-04-01), Panicacci et al.
patent: 6885580 (2005-04-01), Baker
patent: 6912167 (2005-06-01), Tam
patent: 6920060 (2005-07-01), Chow et al.
patent: 6937052 (2005-08-01), Tam
patent: 2005/0002218 (2005-01-01), Nazarian
patent: 2005/0018060 (2005-01-01), Takayanagi
patent: 2006/0044903 (2006-03-01), Forbes
Parke, Stephen A., “Optimization of DRAM Sense Amplifiers for the Gigabit Era”,IEEE, Proceedings of the 40th Midwest Symposium on Circuits and Systems, Sacramento, CA,(1997), pp. 209-212.
Rabaey, Jan M.,Digital Integrated Circuits: A Design Perspective, Section 10.4.2, Prentice Hall Electronics and VLSI Series, (1996), 596-603.
Suh, Jung-Won , et al., “Offset-Trimming Bit-Line Sensing Scheme for Gigabit-Scale DRAM's”,IEEE Journal of Solid-State Circuits, 31 (7), (Jul. 1996), pp. 1025-1028.

Affiliated with

Also associated with

Rating

Sample and hold memory sense amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sample and hold memory sense amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sample and hold memory sense amplifier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3848731