Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1998-01-30
2000-08-15
De Cady, Albert
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
714700, 714736, 714741, 333100, 375356, 702 89, 368113, 324 73, G01R 3128
Patent
active
061051578
ABSTRACT:
An integrated circuit tester produces an output TEST signal following a pulse of a reference CLOCK signal with a delay that is a sum of an inherent drive delay and an adjustable drive delay. The tester also samples an input RESPONSE signal following a pulse of the reference CLOCK signal with a delay that is a sum of an inherent compare delay and an adjustable compare delay. The inherent drive and compare signal path delays within an integrated circuit tester are measured by first connecting a salphasic plane to transmission lines that normally convey signals between the tester and terminals of an integrated circuit device under test. A standing wave signal appearing on that salphasic plane is phase locked to the CLOCK signal so that a zero crossing of the standing wave occurs at a fixed interval after each pulse of the CLOCK signal. Each transmission line concurrently conveys the standing wave to the tester to provide timing references for measuring the inherent drive and compare signal path delays within the tester. Transmission line signal paths are also measured. Delays are added to the drive and compare signal paths to compensate for the measured inherent drive, compare and transmission line delays.
REFERENCES:
patent: 4497056 (1985-01-01), Sugamori
patent: 4734637 (1988-03-01), Chen et al.
patent: 4833397 (1989-03-01), McMurray, Jr.
patent: 4928278 (1990-05-01), Otsuji
patent: 5385392 (1995-01-01), Cantiant et al.
patent: 5387885 (1995-02-01), Chi
patent: 5532983 (1996-07-01), Madrid et al.
patent: 5644261 (1997-07-01), Frisch et al.
patent: 5696951 (1997-12-01), Miller
patent: 5712882 (1998-01-01), Miller
patent: 5712883 (1998-01-01), Miller et al.
patent: 5734685 (1998-03-01), Bedell et al.
patent: 5884236 (1999-03-01), Ito
A Suite of Novel Digital ATE Timing Calibration Methods, Thaler, et al., IEEE, Aug. 1992.
Salphasic Distribution of Clock Signals for Synchronous Systems, Chi, IEEE, May 1994.
Adaptive Enhancement of Timing Accuracy and Waveform Quality in High-Performance IC Testers, Charoen, et al., IEEE, Feb. 1992.
Cady Albert De
Credence Systems Corporation
Lamarre Guy J.
LandOfFree
Salphasic timing calibration system for an integrated circuit te does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Salphasic timing calibration system for an integrated circuit te, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Salphasic timing calibration system for an integrated circuit te will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2019435