Sacrifice read test mode

Static information storage and retrieval – Read/write circuit – Testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S203000

Reexamination Certificate

active

06781901

ABSTRACT:

TECHNICAL FIELD
The present invention relates generally to testing of memory devices and in particular to testing methods and facilitating circuitry to permit activation and latching of multiple word lines in a dynamic memory device in conjunction with external control over digit line equilibrate and activation of sense amplifiers.
BACKGROUND
Many electronic systems include a memory device, such as a Dynamic Random Access Memory (DRAM), to store data. A typical DRAM includes an array of memory cells. Each memory cell includes a storage capacitor that stores the data in the cell and an access transistor that controls access to the data. The charge stored across the capacitor is representative of a data bit and is usually either a high voltage, logic 1, or a low voltage, logic 0.
Data can be either stored in the memory cells during a write mode, or data may be retrieved from the memory cells during a read mode. The data is transmitted on signal lines, referred to as digit lines, which are coupled to input/output (I/O) lines through transistors used as switching devices. Typically, for each bit of data stored, its true logic state is available on an I/O line and its complementary logic state is available on an I/O complement line. However, each such memory cell is coupled to, or associated with, only one digit line of the digit line pair through an access transistor.
Typically, the memory cells are arranged in an array and each cell has an address identifying its location in the array. The array includes a configuration of intersecting conductive lines, and memory cells are associated with the intersections of the lines. In order to read from or write to a cell, the particular cell in question must be selected, or addressed. The address for the selected cell is represented by input signals to a word line or row decoder and to a digit line or column decoder. The row decoder activates a word line in response to the word line address. The selected word line activates the access transistors for each of the memory cells in communication with the selected word line. The column decoder selects a digit line pair in response to the digit line address. For a read operation, the selected word line activates the access transistors for a given word line address, the charge of the selected memory cells are shared with their associated digit lines, and data is sensed and latched to the digit line pairs.
Memory arrays are often divided into subarrays having a number of rows of memory cells. The rows may be grouped into local phases, facilitating access to a specific group of rows in the subarray. Local phases from multiple subarrays may further be grouped into global phases, facilitating access to a specific group of local phases in the array. Global phase drivers enable the groupings of local phases. Local phase drivers, in turn, enable the groupings of rows in the subarrays. Word line drivers enable individual rows. In normal operation, only one local phase may be enabled in each subarray, and back-to-back activate row commands are not permissible within a single subarray.
Memory devices having memory arrays are usually tested to verify reliability. A variety of testing procedures are utilized and usually include tests that stress the memory device beyond its design parameters. It is expected that a device passing a stress test will operate correctly under normal use conditions. Memory devices often have logic and circuitry to facilitate testing, and such logic and circuitry are generally responsive to one or more external signals to signify that a test mode should be entered and a test performed.
The ability to sense the data stored in the storage capacitor is a critical operation of the memory device. A memory device operating near the capabilities of the sensing operation may fail in use. Accordingly, there is a need in the art for testing procedures capable of stressing the sensing operation of memory devices, and logic and circuitry to facilitate such testing.
SUMMARY
The invention provides methods for testing dynamic memory devices, and memory devices adapted to perform such methods, as well as various apparatus incorporating such memory devices. One embodiment of the invention provides a method of testing a dynamic memory device. The method includes coupling at least one first sacrificial memory cell to a first digit line of the memory device with digit line equilibrate activated and sense amplifiers deactivated, deactivating digit line equilibrate, coupling a target memory cell to the first digit line subsequent to deactivating digit line equilibrate, and activating the sense amplifiers subsequent to coupling the target memory cell to the first digit line and while the at least one first sacrificial memory cell remains coupled to the first digit line.
Another embodiment of the invention provides a method of testing a dynamic memory device. The method includes coupling at least one first sacrificial memory cell to a first digit line of a digit line pair of the memory device with digit line equilibrate activated and sense amplifiers deactivated, coupling at least one second sacrificial memory cell to a second digit line of the digit line pair of the memory device with digit line equilibrate activated and sense amplifiers deactivated, deactivating digit line equilibrate, coupling a target memory cell to the first digit line subsequent to deactivating digit line equilibrate, and activating the sense amplifiers subsequent to coupling the target memory cell to the first digit line and while the at least one first sacrificial memory cell remains coupled to the first digit line and further while the at least one second sacrificial memory cell remains coupled to the second digit line.
A further embodiment of the invention provides a method of testing a dynamic memory device. The method includes latching a sacrificial row address, firing a word line associated with the sacrificial row address with digit line equilibrate activated and sense amplifiers deactivated, deactivating digit line equilibrate without decoupling the sacrificial memory cell from the digit line, latching a target row address, firing a word line associated with the target row address with digit line equilibrate deactivated, and activating the sense amplifiers with the target memory cell and the sacrificial memory cell coupled to the digit line.
A still further embodiment of the invention provides a method of testing a dynamic memory device. The method includes latching a first sacrificial row address, firing a word line associated with the first sacrificial row address with digit line equilibrate activated and sense amplifiers deactivated, latching a second sacrificial row address, firing a word line associated with the second sacrificial row address with digit line equilibrate activated and sense amplifiers deactivated, deactivating digit line equilibrate without decoupling the first or second sacrificial memory cells from the digit line, latching a target row address, firing a word line associated with the target row address with digit line equilibrate deactivated, and activating the sense amplifiers with the target memory cell and the first and second sacrificial memory cells coupled to the digit line.
Another embodiment of the invention provides a dynamic memory device. The memory device includes an array of memory cells, a sense amplifier strobe override circuit in communication with the array of memory cells, and a row address latch override circuit in communication with the array of memory cells. The sense amplifier strobe override circuit and the row address latch override circuit permit activation and latching of multiple word lines in a dynamic memory device in conjunction with external control over digit line equilibrate and activation of sense amplifiers. Various embodiments of the invention provide for dynamic memory devices adapted to carry out methods of the invention. Other embodiments include apparatus of varying scope incorporating dynamic memory devices adapted to carry out methods of the invention.


REFER

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Sacrifice read test mode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sacrifice read test mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sacrifice read test mode will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3274771

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.