Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-09-25
2007-09-25
Tu, Christine T. (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S718000, C714S710000, C714S003000, C714S005110
Reexamination Certificate
active
11285988
ABSTRACT:
A reconfigurable circuit having primary function blocks with runtime built-in self-test (BIST) circuitry, one or more redundant function blocks and runtime reconfiguration logic is described herein.
REFERENCES:
patent: 4020469 (1977-04-01), Manning
patent: 4642487 (1987-02-01), Carter
patent: 4700187 (1987-10-01), Furtek
patent: 4870302 (1989-09-01), Freeman
patent: 4918440 (1990-04-01), Furtek
patent: 5208491 (1993-05-01), Ebeling et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5255203 (1993-10-01), Agrawal et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5396126 (1995-03-01), Britton et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5519629 (1996-05-01), Snider
patent: 5574388 (1996-11-01), Barbier et al.
patent: 5594363 (1997-01-01), Freeman et al.
patent: 5640327 (1997-06-01), Ting
patent: 5648911 (1997-07-01), Grodstein et al.
patent: 5742181 (1998-04-01), Rush
patent: 5796268 (1998-08-01), Kaplinsky
patent: 5825203 (1998-10-01), Kusunoki et al.
patent: 5939930 (1999-08-01), Young
patent: 6073258 (2000-06-01), Wheater
patent: 6088526 (2000-07-01), Ting et al.
patent: 6137308 (2000-10-01), Nayak
patent: 6204688 (2001-03-01), Cliff et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6218859 (2001-04-01), Pedersen et al.
patent: 6259272 (2001-07-01), Cliff et al.
patent: 6289494 (2001-09-01), Sample
patent: 6294928 (2001-09-01), Lytle et al.
patent: 2002/0113619 (2002-08-01), Wong
patent: 2004/0151017 (2004-08-01), Kawasaki
patent: 2006/0156130 (2006-07-01), Huott et al.
patent: 2 660 510 (1991-10-01), None
Xilinx, Inc. “Virtex 2.5 V Filed Programmable Gate Arrays, Product Specification DS003-2 (v2.6)” Jul. 19, 2001.
Xilinx, Inc. “XC4000E and XC4000X Series Field Programmable Gate Arrays, Product Specification (v1.6)” May 14, 1999.
Xilinx, Inc. “XC3000 Series Field Programmable Gate Arrays (XC2000A/L, XC300A/L)” (v3.1); Nov. 9, 1998.
Amerson, R., et al. “Plasma: An FPGA for Million Gates Systems” FPGA 1996.
Hill, Dwight D., D.R. Cassiday “Preliminary Description of Tabula Rasa, an Electrically Reconfigurable Hardware Engine” IEEE International Conference on Computer Design: VLSI in Computers & Processors (Sep. 1990); pp. 391-395.
Rose, J., et al. “Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency” IEEE Journal of Solid-State Circuits & (Oct. 1990), vol. 25, No. 5, pp. 1217-1225.
Chow, P. et al. “The Design of an SRAM-Based Field-Programmable Gate Array—Part I: Architecture; IEEE Transaction on Very Large Scale Integration (VLSI) Systems” (Jun. 1999), vol. 7, No. 2, pp. 191-197.
Chow, P. et al.; “The Design of an SRAM-Based Field-Programmable Gate Array—Part II: Circuit Design and Layout; IEEE Transaction on Very Large Scale Integration (VLSI) Systems” (Sep. 1999), vol. 7, No. 3, pp. 321-330.
Nordholz P et al: “A defect-tolerant word-oriented static RAM with built-in self-test and self-reconfiguration” Innovative Systems in Silicon, 1996. Proceedings., Eigth Annual IEEE International Conference on Austin, TX, USA Oct. 9-11, 1996, New York, NY, USA, IEEE, US, Oct. 9, 1996, pp. 124-132, XP010199939 ISBN: 0-7803-3639-9 the whole document.
Kumar V V et al: “Fine-grained self-healing hardware for large-scale autonomic systems” Database and Expert Systems Applications, 2003, Proceedings. 14th International Workshop on Sep. 1-5, 2003, Piscataway, NJ, USA, IEEE, Sep. 1, 2003, pp. 707-712, XP010658255 ISBN: 0-7695-1993-8 the whole document.
Shyue-Kung Lu et al: “Built-in self-test and repair (BISTR) techniques for embedded RAMs” Memory Technology, Design and Testing, 2004. Records of the 2004 International Workshop on San Jose, CA, USA, Aug. 9-10, 2004, Piscataway, NJ, USA, IEEE, Aug. 9, 2004, pp. 60-64, XP01078729 ISBN: 0-7695-2193-2 the whole document.
M2000 S.A.
Schwabe Williamson & Wyatt
Tu Christine T.
LandOfFree
Runtime reconfiguration of reconfigurable circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Runtime reconfiguration of reconfigurable circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Runtime reconfiguration of reconfigurable circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3779923