Rugged metal electrodes for metal-insulator-metal capacitors

Details Rugged metal electrodes for metal-insulator-metal capacitors Rugged metal electrodes for metal-insulator-metal capacitors

1998-09-25

2001-03-06

Bowers, Charles (Department: 2813)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S398000, C438S964000, C438S933000

Reexamination Certificate

active

06197634

ABSTRACT:

FIELD OF THE INVENTION
The invention relates generally to thin film integrated circuit design and fabrication. In particular, the invention pertains to electrode design and materials used in stacked cell capacitor Dynamic Random Access Memories (DRAM).
BACKGROUND OF THE INVENTION
A dynamic random access memory (DRAM) cell typically comprises a charge storage capacitor (or cell capacitor) coupled to an access device such as a Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET). The MOSFET functions to apply or remove charge on the capacitor, thus affecting a logical state defined by the stored charge. The amount of charge stored on the capacitor is determined by the capacitance, C=&egr;A/d, where &egr; is the dielectric constant of the capacitor dielectric, A is the electrode (or storage node) area and d is the interelectrode spacing. The conditions of DRAM operation such as operating voltage, leakage rate and refresh rate, will in general mandate that a certain minimum charge be stored by the capacitor.
In the continuing trend to higher memory capacity, the packing density of storage cells must increase, yet each will maintain required capacitance levels. This is a crucial demand of DRAM fabrication technologies if future generations of expanded memory array devices are to be successfully manufactured. Nevertheless, in the trend to higher memory capacity, the packing density of cell capacitors has increased at the expense of available cell area. For example, the area allowed for a single cell in a 64-Mbit DRAM is only about 1.4 &mgr;m
2
. In such limited areas, it is difficult to provide sufficient capacitance using conventional stacked capacitor structures. Yet, design and operational parameters determine the minimum charge required for reliable operation of the memory cell despite decreasing cell area. Several techniques have been developed to increase the total charge capacity of the cell capacitor without significantly affecting the cell area. These include new structures utilizing trench and stacked capacitors, electrodes having textured surface morphology and new capacitor dielectric materials having higher dielectric constants.
Recently, for example, a great deal of attention has been given to the development of thin film dielectric materials that possess a dielectric constant significantly greater (>10×) than the conventional dielectrics used today, such as silicon oxides or nitrides. Particular attention has been paid to Barium Strontium Titanate (BST), Barium Titanate (BT), Lead Zirconate Titanate (PZT), Tantalum Pentoxide (Ta
2
O
5
) and other high dielectric constant materials as a cell dielectric material of choice for DRAMs. These materials, in particular BST, have a high dielectric constant (>300) and low leakage currents which makes them very attractive for high density memory devices. Due to their reactivity and complex processing, these dielectric materials are generally not compatible with the usual polysilicon electrodes. Thus, much effort has been directed to developing suitable metal electrodes for use with such dielectric materials.
As DRAM density has increased (1 MEG and beyond), thin film capacitors, such as stacked capacitors (STC), trenched capacitors, or combinations thereof, have evolved in attempts to meet minimum space requirements. Many of these designs have become elaborate and difficult to fabricate consistently as well as efficiently. Furthermore, the recent generations of DRAMs (4 MEG, 16 MEG for example) have pushed conventional thin film capacitor technology to the limit of processing capability. In giga-scale STC DRAMs the electrode conductivity plays an important role in device size and performance; thus, two kinds of capacitors have been considered, the three-dimensional metal electrode such as the FIN or CROWN, or the simple metal electrode with higher-permitivity dielectric films. For example, a recent article by T. Kaga et al. (“0.29 &mgr;m
2
MIM-CROWN Cell and Process Technologies for 1-Gigabit DRAMs,” T. Kaga et al., IEDM '94, pp. 927-929.) discloses a substituted tungsten process for forming three-dimensional metal electrodes from polysilicon “molds.” The article, herein incorporated by reference, discloses a method advantageous for creating metal structures, such as capacitor electrodes; nevertheless the simple structures created thus far are not sufficient to meet the demands of giga-scale DRAM arrays.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a metal structure having a textured surface morphology. It is another object of the present invention to provide processes by which textured metal structures are fabricated, such processes being compatible with silicon integration technology. It is furthermore an object of the present invention to provide a metal-insulator-metal DRAM capacitor having textured electrodes advantageous for gigabit-scale memory arrays.
In accordance with one aspect of the present invention a method of forming a textured metal structure comprises first forming a predetermined textured silicon structure having the desired form, and then replacing silicon atoms in the textured structure with metal atoms. A method of forming a predetermined textured structure preferably comprises depositing an amorphous or polycrystalline silicon structure by chemical vapor deposition, and then exposing the structure to a controlled annealing process to form a silicon surface having a textured surface morphology. The metal substitution process preferably comprises exposing the textured structure to a refractory metal-halide complex, and most preferably to WF
6
.
In accordance with another aspect of the present invention, a process for fabricating a metal-insulator-metal capacitor on a semiconductor wafer comprises first forming a silicon electrode structure on the semiconductor wafer, texturizing the silicon electrode structure, and then replacing the silicon in the silicon electrode structure with a metal, thereby forming a textured metal electrode. The process further comprises depositing a dielectric layer having a high dielectric constant over the textured metal electrode followed by a metal layer deposited over the dielectric layer. Replacing the silicon in the silicon electrode structure preferably comprises exposing the silicon electrode structure to a refractory metal-halide complex, such as WF
6
. The dielectric layer preferably comprises a material selected from the group consisting of Ta
2
O
5
, BaTiO
3
, SrTiO
3
, Ba
x
Sr
1-x
TiO
3
, and PbZr
x
Ti
1-x
O
3
, and the metal layer preferably comprises titanium.
In accordance with yet another aspect of the present invention a DRAM capacitor comprises a metal electrode having a textured surface morphology overlayed by a dielectric material having a high dielectric constant and covered by a metal layer. The metal electrode of the DRAM capacitor is preferably comprised of a refractory metal, such as tungsten. The dielectric material of the DRAM capacitor is preferably, comprised of a material selected from the group consisting of Ta
2
O
5
, BaTiO
3
, SrTiO
3
, Ba
x
Sr
1-x
TiO
3
, and PbZr
x
Ti
1-x
O
3
. Furthermore, the top electrode layer of the DRAM capacitor preferably comprises a refractory metal, such as titanium.
These and other objects and attributes of the present invention will become more fully apparent with the following detailed description and accompanying figures.


REFERENCES:
patent: 5043780 (1991-08-01), Fazan et al.
patent: 5102832 (1992-04-01), Tuttle
patent: 5110752 (1992-05-01), Lu
patent: 5112773 (1992-05-01), Tuttle
patent: 5130885 (1992-07-01), Fazan et al.
patent: 5138411 (1992-08-01), Sandhu
patent: 5182232 (1993-01-01), Chhabra
patent: 5191509 (1993-03-01), Wen
patent: 5245206 (1993-09-01), Chu et al.
patent: 5318920 (1994-06-01), Hayashide
patent: 5320880 (1994-06-01), Sandhu et al.
patent: 5340765 (1994-08-01), Dennison et al.
patent: 5366917 (1994-11-01), Watanabe et al.
patent: 5366919 (1994-11-01), Tanaka et al.
patent: 5372962 (1994-12-01), Hirota et al.
patent: 5384152 (1995-

Affiliated with

Also associated with

Rating

Rugged metal electrodes for metal-insulator-metal capacitors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Rugged metal electrodes for metal-insulator-metal capacitors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Rugged metal electrodes for metal-insulator-metal capacitors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2520766