Row redundancy memory repair scheme with shift to eliminate...

Static information storage and retrieval – Read/write circuit – Testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S200000, C365S189020, C365S225700

Reexamination Certificate

active

06870782

ABSTRACT:
A memory having built-in self repair with row shifting is provided. The rows in the memory are divided into smaller row groups and a bad row group is repaired with a redundant row group. Each row group receives a row select signal, which is fed into a shift circuit for the row group and a shift circuit for an adjacent row group. A shift circuit is provided for the redundant row group and the shift circuit for the redundant row group receives the row select signal for only the adjacent row group. If a bad row group is detected, then starting with the row group furthest from the redundant row group, the shift circuit for each row group before the bad row group is deactivated. The row group select signal and word line signal for the bad row group are disabled. The shift circuit for the bad row group and the shift circuit for each row group after the bad row group are activated. Therefore, the bad row group is disabled and the redundant row group fills the void.

REFERENCES:
patent: 5255227 (1993-10-01), Haeffele
patent: 5764577 (1998-06-01), Johnston et al.
patent: 6141269 (2000-10-01), Shiomi et al.
patent: 6567323 (2003-05-01), Pitts et al.
patent: 20040105289 (2004-06-01), Roth et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Row redundancy memory repair scheme with shift to eliminate... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Row redundancy memory repair scheme with shift to eliminate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Row redundancy memory repair scheme with shift to eliminate... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3401176

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.