ROM/RAM/ROM patch memory circuit

Details ROM/RAM/ROM patch memory circuit ROM/RAM/ROM patch memory circuit

1984-10-23

1986-09-02

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

365104, 364200, G11C 1140

Patent

active

046100008

ABSTRACT:
An integrated circuit contains ROM, ROM patch and RAM memories on a common substrate with a standard pinout. The ROM and RAM fill the address space allowed by the address pins. Control of the patch memory without the use of special control pins is accomplished by writing to a ROM address with the standard control pins set for a RAM write. Various control functions are made of a series of standard-cycle read and write operations.

REFERENCES:
patent: 4141068 (1979-02-01), Mager et al.
patent: 4319343 (1982-03-01), Powell
patent: 4542453 (1985-09-01), Patrick et al.

Affiliated with

Also associated with

Rating

ROM/RAM/ROM patch memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ROM/RAM/ROM patch memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ROM/RAM/ROM patch memory circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1100736