Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-26
2009-08-04
Levin, Naum B (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07571410
ABSTRACT:
An integrated circuit (IC), IC assembly and circuit for distributing a clock signal in an integrated circuit includes a capacitive clock distribution circuit having at least one conductor therein. At least one inductor is formed in a metal layer of the integrated circuit and is coupled to the clock distribution circuit. The inductor, generally in the form of a number of spiral inductors distributed throughout the integrated circuit, provides an inductance value selected to resonate with the capacitive clock distribution circuit at resonance, power dissipation is reduced while skew and jitter performance can be improved.
REFERENCES:
patent: 3725790 (1973-04-01), Ault et al.
patent: 5559478 (1996-09-01), Athas et al.
patent: 5656963 (1997-08-01), Masleid et al.
patent: 5734285 (1998-03-01), Harvey
patent: 5978231 (1999-11-01), Tochya et al.
patent: 6006025 (1999-12-01), Cook et al.
patent: 6016082 (2000-01-01), Cruz et al.
patent: 6057724 (2000-05-01), Wann
patent: 6108000 (2000-08-01), Bolotski et al.
patent: 6205571 (2001-03-01), Camporese et al.
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6556089 (2003-04-01), Wood
patent: 6690243 (2004-02-01), Henrion
patent: 6753738 (2004-06-01), Baird
patent: 6972635 (2005-12-01), McCorquodale et al.
patent: 7015765 (2006-03-01), Shepard et al.
patent: 7091802 (2006-08-01), Ham et al.
patent: 7235477 (2007-06-01), Ogawa
patent: 2003/0161128 (2003-08-01), Masuda
patent: 2004/0080664 (2004-04-01), Riccardi et al.
patent: 2005/0047445 (2005-03-01), Stepanov et al.
patent: 2005/0057286 (2005-03-01), Shepard et al.
patent: WO03/061109 (2003-07-01), None
Athas et al. “A low-power microprocessor based on resonant energy”, Solid-State Circuits, IEEE Journal of vol. 32, Issue 11, Nov. 1997 pp. 1693-1701.
Ahn et al. “Over GHz electrical circuit model of a high-density multiple line grid array (MLGA) interposer”, Advanced Packaging, IEEE Transactions on vol. 26, Issue 1, Feb. 2003 pp. 90-98.
Wood et al., Rotary Travelling Wave Oscillator Arrays:—A New Clock Technology, Jornal of Solid State Circuits, Nov. 1, 2001.
International Business Machines - Corporation
Law Office of Charles W. Peterson, Jr.
Levin Naum B
Verminski, Esq. Brian P.
LandOfFree
Resonant tree driven clock distribution grid does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Resonant tree driven clock distribution grid, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resonant tree driven clock distribution grid will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4098944