Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-06-11
1999-03-02
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438254, 438255, 438397, 438398, H01L 218234, H01L 218242, H01L 2120
Patent
active
058770526
ABSTRACT:
A method for creating stacked capacitor structures, with increased surface area, obtained using storage node electrode structures comprised of an HSG silicon layer, on a heavily doped amorphous silicon layer, both overlying polysilicon storage node shapes, has been developed. A dilute hydrofluoric acid pre-clean procedure is used prior to depositing a heavily doped amorphous silicon layer, on underlying polysilicon storage node shapes. An overlying second amorphous silicon layer is in situ deposited, in the same furnace used for the prior deposition of heavily doped amorphous silicon layer, followed by an in situ seeding/annealing procedure, converting the second amorphous silicon layer to an HSG silicon layer. This invention features the use of the acid pre-clean, to improve adhesion of the heavily doped amorphous silicon layer, to underlying polysilicon storage node shapes. In addition the width of the polysilicon storage node shapes is initially designed to be narrow, to accept subsequent amorphous silicon depositions, and thus to result in the desired spacing between storage node electrodes, after deposition of the amorphous silicon layers, on the sides of the polysilicon storage node shapes.
REFERENCES:
patent: 5256587 (1993-10-01), Jun et al.
patent: 5302540 (1994-04-01), Ko et al.
patent: 5639685 (1997-06-01), Zahurak et al.
patent: 5656531 (1997-08-01), Thakur et al.
patent: 5691228 (1997-11-01), Ping et al.
patent: 5763306 (1998-06-01), Tsai
Chang Jung-Ho
Chen Hsi-Chuan
Lin Dahcheng
Tseng Kuo-Shu
Ackerman Stephen B.
Lattin Christopher
Niebling John F.
Saile George O.
Vanguard International Semiconductor Corporation
LandOfFree
Resolution of hemispherical grained silicon peeling and row-dist does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Resolution of hemispherical grained silicon peeling and row-dist, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resolution of hemispherical grained silicon peeling and row-dist will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-422343