Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-12-08
2003-11-25
Lebentritt, Michael S. (Department: 2824)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S330000, C438S382000
Reexamination Certificate
active
06653193
ABSTRACT:
TECHNICAL FIELD
This invention relates to non-volatile resistance variable devices, to analog memory devices, to programmable memory cells, and to methods of forming such devices, to programming such devices and structurally changing such devices.
BACKGROUND OF THE INVENTION
Semiconductor fabrication continues to strive to make individual electronic components smaller and smaller, resulting in ever denser integrated circuitry. One type of integrated circuitry comprises memory circuitry where information is stored in the form of binary data. The circuitry can be fabricated such that the data is volatile or non-volatile. Volatile storing memory devices result in loss of data when power is interrupted. Non-volatile memory circuitry retains the stored data even when power is interrupted.
This invention was principally motivated in making improvements to the design and operation of memory circuitry disclosed in the Kozicki et al. U.S. Pat. Nos. 5,761,115; 5,896,312; 5,914,893; and 6,084,796, which ultimately resulted from U.S. patent application Ser. No. 08/652,706, filed on May 30, 1996, disclosing what is referred to as a programmable metallization cell. Such a cell includes opposing electrodes having an insulating dielectric material received therebetween. Received within the dielectric material is a fast ion conductor material. The resistance of such material can be changed between highly insulative and highly conductive states. In its normal high resistive state, to perform a write operation, a voltage potential is applied to a certain one of the electrodes, with the other of the electrode being held at zero voltage or ground. The electrode having the voltage applied thereto functions as an anode, while the electrode held at zero or ground functions as a cathode. The nature of the fast ion conductor material is such that it undergoes a chemical and structural change at a certain applied voltage. Specifically, at some suitable threshold voltage, plating of metal from metal ions within the material begins to occur on the cathode and grows or progresses through the fast ion conductor toward the other anode electrode. With such voltage continued to be applied, the process continues until a single conductive dendrite or filament extends between the electrodes, effectively interconnecting the top and bottom electrodes to electrically short them together.
Once this occurs, dendrite growth stops, and is retained when the voltage potentials are removed. Such can effectively result in the resistance of the mass of fast ion conductor material between electrodes dropping by a factor of 1,000. Such material can be returned to its highly resistive state by reversing the voltage potential between the anode and cathode, whereby the filament disappears. Again, the highly resistive state is maintained once the reverse voltage potentials are removed. Accordingly, such a device can, for example, function as a programmable memory cell of memory circuitry.
The highly conductive filament which forms between the illustrated electrodes in the fast ion conductor material tends to form at a surface thereof, as opposed to centrally within the mass of material. It has been discovered that defects on such surface somehow create an electrochemical path of least resistance along which the conductive filament during programming will form. Accordingly, the forming filament may serpentine along a path of least resistance at the peripheral edge surface of the material between the two electrodes, thereby resulting in variability in the amount of time it takes to program two devices of otherwise common dimensions. It would be desirable to develop structures and methods which overcome this write time variability.
While principally motivated utilizing the above-described circuitry and addressing the stated specific objective, the invention is in no way so limited. Rather, the invention is more broadly directed to any nonvolatile resistance variable devices, including methods of fabricating, programming and structurally changing the same, with the invention only being limited by the accompanying claims appropriately interpreted in accordance with the doctrine of equivalents.
SUMMARY
The invention comprises non-volatile resistance variable devices, analog memory devices, programmable memory cells, and methods of forming such devices, programming such devices and structurally changing such devices. In one implementation, a non-volatile resistance variable device includes a body formed of a voltage or current controlled resistance setable material, and at least two spaced electrodes on the body. The body includes a surface extending from one of the electrodes to the other of the electrodes. The surface has at least one surface striation extending from proximate the one electrode to proximate the other electrode at least when the body of said material is in a highest of selected resistance setable states.
In one implementation, a method includes structurally changing a non-volatile device having a body formed of a voltage or current controlled resistance setable material and at least two spaced electrodes on the body. The body has a surface extending from one of the electrodes to the other of the electrodes, and the surface is formed to comprise at least one surface striation extending from proximate the one electrode to proximate the other electrode. The method includes applying a first voltage between the one and the other electrodes to establish a negative and a positive electrode effective to form a conductive path formed of at least some material derived from the voltage or current controlled resistance setable material and on the surface along at least a portion of the at least one striation.
REFERENCES:
patent: 3622319 (1971-11-01), Sharp
patent: 3743847 (1973-07-01), Boland
patent: 4269935 (1981-05-01), Masters et al.
patent: 4312938 (1982-01-01), Drexler et al.
patent: 4320191 (1982-03-01), Yoshikawa et al.
patent: 4405710 (1983-09-01), Balasubramanyam et al.
patent: 4419421 (1983-12-01), Wichelhaus et al.
patent: 4499557 (1985-02-01), Holmberg et al.
patent: 4795657 (1989-01-01), Formigoni et al.
patent: 4847674 (1989-07-01), Silwa et al.
patent: 5177567 (1993-01-01), Klersy et al.
patent: 5219788 (1993-06-01), Abernathey et al.
patent: 5238862 (1993-08-01), Blalock et al.
patent: 5315131 (1994-05-01), Kishimoto et al.
patent: 5350484 (1994-09-01), Gardner et al.
patent: 5360981 (1994-11-01), Owen et al.
patent: 5500532 (1996-03-01), Kozicki et al.
patent: 5512328 (1996-04-01), Yoshimura et al.
patent: 5512773 (1996-04-01), Wolf et al.
patent: 5726083 (1998-03-01), Takaishi
patent: 5751012 (1998-05-01), Wolstenholme et al.
patent: 5761115 (1998-06-01), Kozicki et al.
patent: 5789277 (1998-08-01), Zahorik et al.
patent: 5841150 (1998-11-01), Gonzalez et al.
patent: 5846889 (1998-12-01), Harbison et al.
patent: 5896312 (1999-04-01), Kozicki et al.
patent: 5914893 (1999-06-01), Kozicki et al.
patent: 5920788 (1999-07-01), Reinberg
patent: 5998066 (1999-12-01), Block et al.
patent: 6077729 (2000-06-01), Harshfield
patent: 6084796 (2000-07-01), Kozicki et al.
patent: 6117720 (2000-09-01), Harshfield
patent: 6143604 (2000-11-01), Chiang et al.
patent: 6177338 (2001-01-01), Liaw et al.
patent: 6232648 (2001-05-01), Wu
patent: 6236059 (2001-05-01), Wolstenholme et al.
patent: 6297170 (2001-10-01), Gabriel et al.
patent: 6300684 (2001-10-01), Gonzalez et al.
patent: 6316784 (2001-11-01), Zahorik et al.
patent: 6329606 (2001-12-01), Freyman et al.
patent: 6348365 (2002-02-01), Moore et al.
patent: 6350679 (2002-02-01), McDaniel et al.
patent: 6376284 (2002-04-01), Gonzalez et al.
patent: 6388324 (2002-05-01), Kozicki et al.
patent: 6391688 (2002-05-01), Gonzalez et al.
patent: 6410397 (2002-06-01), Ochiai et al.
patent: 6414376 (2002-07-01), Thakur et al.
patent: 6418049 (2002-07-01), Kozicki et al.
patent: 6423628 (2002-07-01), Li et al.
patent: 6469364 (2002-10-01), Kozicki
patent: 2002/0000666 (2002-01-01), Kozicki et al.
patent: 2002/0168820 (2002-11-01), Kozicki et al.
patent: 56126916 (1981-10-01), None
patent:
Dickstein , Shapiro, Morin & Oshinsky, LLP
Lebentritt Michael S.
Luu Pho
Micro)n Technology, Inc.
LandOfFree
Resistance variable device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Resistance variable device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resistance variable device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3141714