Repairable memory cell for a memory cell array

Details Repairable memory cell for a memory cell array Repairable memory cell for a memory cell array

1998-12-15

1999-11-30

Nelms, David

Static information storage and retrieval

Read/write circuit

Multiplexing

365154, 365156, 365200, G11C 1604

Patent

active

059954191

ABSTRACT:
A memory cell array includes a first memory cell, a second memory cell, and a bit line which extends between the first and second memory cells. During normal operation, the bit line is used as a write path for data values to be written to the first and second memory cells. If the first memory cell is defective, the bit line is used to route the data value stored in the second memory cell to the first memory cell, effectively replacing the first memory cell with the second memory cell. In another embodiment, a memory cell array includes a first memory cell for storing a first data value and a second memory cell for storing a second data value. A first pair of bit lines are coupled to the first memory cell, and the first data value is written to the first memory cell on the first pair of bit lines. A second pair of bit lines are coupled to the second memory cell, and the second data value is written to the second memory cell on the second pair of bit lines. A multiplexer is coupled to receive the first data value and the second data value. The multiplexer routes a selected one of the first and second data values to an output terminal associated with the first memory cell in response to signals provided on the first pair of bit lines.

REFERENCES:
patent: 4879687 (1989-11-01), Okamoto et al.
patent: 5237219 (1993-08-01), Cliff
patent: 5592102 (1997-01-01), Lane et al.
patent: 5631863 (1997-05-01), Fechner et al.
Fran Hanchek, Shantanu Dutt, "Node-Covering Based Defect and Fault Tolerance Methods for Increased Yield in FPGA's", Proceedings of the Ninth International Conference on VLSI Design, Jan. 1996.

Affiliated with

Also associated with

Rating

Repairable memory cell for a memory cell array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Repairable memory cell for a memory cell array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Repairable memory cell for a memory cell array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1681781