Redundant means of a semiconductor memory device and method ther

Details Redundant means of a semiconductor memory device and method ther Redundant means of a semiconductor memory device and method ther

1991-03-25

1993-10-19

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Differential sensing

365200, G11C 1300

Patent

active

052552349

ABSTRACT:
There is disclosed a redundant device for a semiconductor memory device comprising a plurality of normal cell arrays each having sense amplifier comprising an isolation gate for isolating or connecting the bit lines between adjacent ones of the normal cell arrays in response to isolation signal, a redundant cell array connected only with one of the adjacent redundant cell arrays, a control signal generating device for generating the isolation signal and a sensing signal to control the sense amplifiers respectively corresponding with the normal cell array connected with the redundant cell array and the normal cell array not connected with the redundant cell array, and device for generating a redundant control signal in response to a defect of an externally inputted address signal and a signal to select a word line of the redundant cell array.

REFERENCES:
patent: 4951253 (1990-08-01), Sahara et al.

Affiliated with

Also associated with

Rating

Redundant means of a semiconductor memory device and method ther does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Redundant means of a semiconductor memory device and method ther, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundant means of a semiconductor memory device and method ther will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1357643