Redundancy circuit technique applied DRAM of multi-bit I/O havin

Details Redundancy circuit technique applied DRAM of multi-bit I/O havin Redundancy circuit technique applied DRAM of multi-bit I/O havin

1997-12-23

1999-04-06

Nguyen, Tan T.

Static information storage and retrieval

Read/write circuit

Bad bit

365 63, G11L 700

Patent

active

058927190

ABSTRACT:
There is provided a semiconductor memory device of a overlaid-DQ system having a column redundancy technique having high efficiency of replacing a defective address without largely increasing a chip size. Regarding DRAM of the overlaid-DQ bus type, in a metal line layer formed at an upper portion than bit lines, 256 pairs of DQ lines (DQ0 to DQ255) are formed in a form to be overlaid on the memory cell array. Each of spare circuits (a spare column, its sense amplifier (S/A), a pair of spare DQ lines (pair of SDQ lines SDQ0 to SDQ3)) is arranged per 64 pairs of DQ lines. Four sets of spare circuits may be structured as a column redundancy in connection with the 256 pairs of DQ lines, each set of spare circuits may be structured in connection with 65 pairs of DQ lines.

REFERENCES:
patent: 5303199 (1994-04-01), Ishihara et al.

Affiliated with

Also associated with

Rating

Redundancy circuit technique applied DRAM of multi-bit I/O havin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Redundancy circuit technique applied DRAM of multi-bit I/O havin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundancy circuit technique applied DRAM of multi-bit I/O havin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1377153