Reduced power testing with equally divided scan paths

Details Reduced power testing with equally divided scan paths Reduced power testing with equally divided scan paths

1999-06-24

2003-02-11

Decady, Albert (Department: 2784)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S729000

Reexamination Certificate

active

06519729

ABSTRACT:

FIELD OF THE INVENTION
This invention relates generally to reducing the power needed to test very large integrated and other circuits with serial and parallel scan paths and in particular relates to reducing the power required to perform these tests by dividing the scan paths into shorter scan paths and shifting each shorter scan path separately.
BACKGROUND
As transistor and interconnect geometry's shrink, the number of transistors capable of being connected together to form circuits in an integrated circuit (IC) increases. Also, the speed at which these circuits operate increases. With these increases in density and speed, the power consumed by circuits in an IC increases. The power consumed by an IC, according to the present invention, is of two general types, (1) the power consumed during functional operation of the IC, and (2) the power consumed during test operation of the IC. The functional operation power is the power consumed by the IC when it is operating in a system, such as a digital signal processor (DSP) IC operating in a cellular telephone. The test operation power is the power consumed by the IC when it is being tested, for example by a wafer or IC tester. In some instances, the test operation power may be much greater than the functional operation power.
According to the present invention, the test operation power is the power consumed by the IC or die when it is tested using the well known scan test methodology. As mentioned, the test operation power consumed during scan testing can be much greater than the functional operation power. This is because potentially all circuit registers (latches or DFFs), which are configured into scan cells, may be simultaneously clocked to shift data in and out during test. This differs from functional operation mode, where all circuit registers are not typically clocked simultaneously. In scan test mode, clocking all or near all circuit registers simultaneously causes the combinational logic connected to the registers to be dynamically activated. Dynamically activating the combinational logic during scan operations can cause the circuit to consume a significant amount of power.
SUMMARY OF THE INVENTION
The present invention provides a method of reducing the test operation power by improving upon the scan test methodology such that only portions of the scan circuitry are activated at any one time. By activating only portions of the overall scan circuitry, the power consumed during scan testing can be significantly reduced, especially in ICs designed with CMOS technology. Advantageously, the present invention achieves this lower power scan mode without increasing test time over the conventional scan test methodology. The improvements brought forth by the present invention can be applied in both single scan path test methodologies and in parallel scan path test methodologies. While the following description will teach the improvement as being incorporated in an IC, the improvement can be used at any level of circuit implementation. For example, intellectual property (IP) cores, which are predesigned subcircuits used to design highly complex system ICs, may themselves incorporate the improvement to lower their power consumption during test inside the system IC.


REFERENCES:
patent: 4357703 (1982-11-01), Van Brunt
patent: 4602210 (1986-07-01), Fasang et al.
patent: 4710931 (1987-12-01), Bellay et al.
patent: 4857835 (1989-08-01), Whetsel, Jr.
patent: 4872169 (1989-10-01), Whetsel
patent: 5001713 (1991-03-01), Whetsel
patent: 5056093 (1991-10-01), Whetsel
patent: 5056094 (1991-10-01), Whetsel
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5428622 (1995-06-01), Kuban et al.
patent: 5453992 (1995-09-01), Whetsel
patent: 5483518 (1996-01-01), Whetsel
patent: 5495487 (1996-02-01), Whetsel, Jr.
patent: 5526365 (1996-06-01), Whetsel
patent: 5544174 (1996-08-01), Abend
patent: 5576980 (1996-11-01), Whetsel
patent: 5610530 (1997-03-01), Whetsel
patent: 5610826 (1997-03-01), Whetsel
patent: 5623500 (1997-04-01), Whetsel, Jr.
patent: 5627839 (1997-05-01), Whetsel
patent: 5677915 (1997-10-01), Whetsel
patent: 5687179 (1997-11-01), Whetsel, Jr. et al.
patent: 5701307 (1997-12-01), Whetsel
patent: 5710779 (1998-01-01), Whetsel
patent: 5715254 (1998-02-01), Whetsel
patent: 5715255 (1998-02-01), Whetsel
patent: 5719878 (1998-02-01), Yu et al.
patent: 5744949 (1998-04-01), Whetsel
patent: 5802270 (1998-09-01), Ko et al.
patent: 5805792 (1998-09-01), Swoboda et al.
patent: 5841670 (1998-11-01), Swoboda
patent: 5847561 (1998-12-01), Whetsel
patent: 5862152 (1999-01-01), Handly et al.
patent: 5872908 (1999-02-01), Whetsel
patent: 5883524 (1999-03-01), Whetsel
patent: 5887004 (1999-03-01), Walther
patent: 5905738 (1999-05-01), Whetsel
patent: 5907562 (1999-05-01), Wrape et al.
patent: 6046600 (2000-04-01), Whetsel
patent: 6073254 (2000-06-01), Whetsel
patent: 6115763 (2000-09-01), Douskey et al.
patent: 6199182 (2001-03-01), Whetsel
patent: 6223315 (2001-04-01), Whetsel
patent: 6242269 (2001-06-01), Whetsel
patent: 6311302 (2001-10-01), Cassetti et al.
Adshead, Dave, “Embedded Systems: JTAG Accelerates Debugging Process,” Electronic Engineering Times, Jun. 22, 1998, pp 106.
Carbine, Adrian and Feltham, Derek, “Pentium Pro Processor Design for Test and Debug,” International Test Conference 1997, Nov. 1-6, 1997, pp. 294-303, IEEE Computer Society.
Colwell, Robert P. and Steck, Randy L., “TP 10.4: A 0.6um BiCMOS Processor with Dynamic Execution,” 1995 IEEE International Solid-State Circuits Conference, pp. 176-177.
Gott, Robert A., “Embedded Systems: Debugging Embedded Software,” pp. 71-73, 76, 78, Computer Design, Feb. 1998.
Maunder, Colin, and Beenker, Frans, “Boundary-Scan: A Framework for Structured Design-for-Test,” paper 30.1, International Test Conference 1987 Proceedings.
Sharp, John, “JTAG Emulation Systems Explore Embedded Cores,” pp. 62, Electronic Engineering Times, Jun. 15, 1998.
Whetsel, Lee, “A Standard Test Bus and Boundary Scan Architecture,” pp. 48-59, Texas Instruments Technical Journal, Jul.-Aug. 1988, vol. 5, No. 4.
Whetsel, Lee, “An IEEE 1149.1 Based Logic/Signature Analyzer in a Chip,” International Test Conference 1991 Proceedings, Oct. 26-30, 1991.

Affiliated with

Also associated with

Rating

Reduced power testing with equally divided scan paths does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduced power testing with equally divided scan paths, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced power testing with equally divided scan paths will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3165065