Reduced cell-to-cell shorting for memory arrays

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257SE21009, C257SE21648

Reexamination Certificate

active

07452770

ABSTRACT:
Bottom electrodes of memory cell capacitors are recessed to prevent electrical shorts between neighboring memory cells. A partially fabricated memory cell capacitor has a bottom electrode comprising titanium nitride (TiN) and hemispherical grained (HSG) silicon. The container housing the capacitor is filled with photoresist and then planarized. The TiN layer is then selectively recessed with a peroxide mixture and subsequently the HSG silicon layer is recessed using tetramethyl ammoniumhydroxide. Thus, the bottom electrode is recessed below the level of particles which may overlie the memory cell capacitors and cause shorts by contacting the bottom electrode.

REFERENCES:
patent: 4957590 (1990-09-01), Douglas
patent: 5236868 (1993-08-01), Nulman
patent: 5270241 (1993-12-01), Dennison et al.
patent: 5418180 (1995-05-01), Brown
patent: 5512507 (1996-04-01), Yang et al.
patent: 5616961 (1997-04-01), Kohyama
patent: 5893749 (1999-04-01), Matumoto
patent: 5933757 (1999-08-01), Yoshikawa et al.
patent: 5951880 (1999-09-01), Chen et al.
patent: 6020248 (2000-02-01), Zenke
patent: 6258691 (2001-07-01), Kim
patent: 6306775 (2001-10-01), Li
patent: 6326277 (2001-12-01), DeBoer
patent: 6329263 (2001-12-01), Durcan et al.
patent: 6348413 (2002-02-01), Hossain et al.
patent: 6358793 (2002-03-01), Yates et al.
patent: 6383886 (2002-05-01), Ping
patent: 6423608 (2002-07-01), Kim
patent: 6451661 (2002-09-01), DeBoer et al.
patent: 6458711 (2002-10-01), O'Brien et al.
patent: 6524907 (2003-02-01), Parekh et al.
patent: 6566222 (2003-05-01), DeBoer
patent: 6680502 (2004-01-01), Clampitt
patent: 6753618 (2004-06-01), Basceri et al.
patent: 6794245 (2004-09-01), Zheng
patent: 2001/0054764 (2001-12-01), Nitta et al.
patent: 2002/0060307 (2002-05-01), Lee et al.
patent: 2002/0068433 (2002-06-01), Trivedi et al.
patent: 2002/0137276 (2002-09-01), Park
patent: 2003/0003642 (2003-01-01), Oh
patent: 2003/0025145 (2003-02-01), Nakamura
patent: 2003/0129805 (2003-07-01), Kim
patent: 2003/0139058 (2003-07-01), Chen et al.
patent: 2004/0014279 (2004-01-01), Zheng
patent: 2004/0051130 (2004-03-01), Miyajima
patent: 2005/0106806 (2005-05-01), Fishburn et al.
patent: 2006/0226122 (2006-10-01), Wojtczak et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Reduced cell-to-cell shorting for memory arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduced cell-to-cell shorting for memory arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced cell-to-cell shorting for memory arrays will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4039415

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.