Electrical computers and digital processing systems: processing – Processing control – Mode switch or change
Reexamination Certificate
2005-10-25
2005-10-25
Tsai, Henry W. H. (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Mode switch or change
C712S226000
Reexamination Certificate
active
06959378
ABSTRACT:
A reconfigurable processing system executes instructions and configurations in parallel. Initially, a first instruction loads configurations into configuration registers. The configuration field of a subsequently fetched instruction selects a configuration register. The instruction controls and controls of the configuration in the selected configuration register are decoded and modified as specified by the instruction. The controls provide data operands to the execution units which process the operands and generate results. Scalar data, vector data, or a combination of scalar and vector data can be processed. The processing is controlled by instructions executed in parallel with configurations invoked by configuration fields within the instructions. Vectors are processed using a vector register file which stores vectors. A vector address unit identifies addresses of vector elements in the vector register file to be processed. For each vector, vector address units provide addresses which stride through each element of each vector.
REFERENCES:
patent: 5684980 (1997-11-01), Casselman
patent: 5745721 (1998-04-01), Beard et al.
patent: 5832290 (1998-11-01), Gostin et al.
patent: 5933642 (1999-08-01), Greenbaum et al.
patent: 5966528 (1999-10-01), Wilkinson et al.
patent: 6023564 (2000-02-01), Trimberger
patent: 0 227 900 (1987-07-01), None
patent: 0 729 091 (1996-08-01), None
patent: WO 00 49496 (2000-08-01), None
Jacob, et al., “Memory Interfacing Instruction Specification for Reconfigurable Processors,” ACM/SIGDA International Symposium on Field Programmable Gate Arrays. FPGA '99. Monterey, CA, Feb. 21-23, 1999, New York, NY, Feb. 21, 1999, pp. 145-154, XP000868486, ISBN: 1-58113-088-0, p. 147-p. 148.
WO 99 42922 A (Knuth Robert); Siemens AG (DE); Shenderovitch Georgiy (IL); Granot) (Aug. 26, 1999).
“Selecting Predecoded Instructions with a Surrogate,” IBM Technical Disclosure Bulletin, IBM Corp., New York; US, vol. 36, No. 6A, (Jun. 1, 1993) pp. 35-38, XP000370750, ISSN: 0018-8689.
Search Report, Patent Cooperation Treaty, Sep. 23, 2002, 6 pages.
Johnson Scott D.
Kirthiranjan Kambdur
Madar, III Lawrence J.
Mirsky Ethan
Nickolls John R.
Broadcom Corporation
Christie Parker & Hale LLP
Tsai Henry W. H.
LandOfFree
Reconfigurable processing system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable processing system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable processing system and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3460099