Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-06-01
2010-12-21
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07856611
ABSTRACT:
A method of fabricating an interconnect circuit for coupling a plurality of reconfigurable component blocks that implement a defined function. The method comprises the steps of: 1) determining P possible configurations for implementing the defined function; 2) for each of the P possible configuration, determining a list of required interconnections between the plurality of reconfigurable component blocks; 3) determining from the P lists of required interconnections a minimum number, B, of data buses required to implement the P possible configurations for the defined function; 4) for each of the P possible configurations, determining the interconnections of each of the plurality of reconfigurable component blocks to each of the B buses; and 5) implementing programmable switches capable of coupling a first reconfigurable component block to a first bus only if required to implement at least one of the P possible configurations.
REFERENCES:
patent: 5892966 (1999-04-01), Petrick et al.
patent: 6298471 (2001-10-01), Schreiber
patent: 6694501 (2004-02-01), Chang et al.
patent: 6698002 (2004-02-01), Chang et al.
patent: 6904550 (2005-06-01), Sibecas et al.
patent: 7080341 (2006-07-01), Eisenstadt et al.
patent: 7093225 (2006-08-01), Osann
patent: 2003/0018738 (2003-01-01), Boylan et al.
patent: 2004/0063425 (2004-04-01), Wakutsu et al.
patent: 2004/0139428 (2004-07-01), Chuang et al.
patent: 2004/0224647 (2004-11-01), Ma et al.
patent: 2004/0242261 (2004-12-01), Fette
patent: 2005/0039185 (2005-02-01), Heidari-Bateni et al.
patent: 2005/0091629 (2005-04-01), Eisenstadt et al.
patent: 2005/0097306 (2005-05-01), Gajski
patent: 2005/0256969 (2005-11-01), Yancey et al.
patent: 2006/0211387 (2006-09-01), Pisek et al.
patent: 2006/0265681 (2006-11-01), Bakir et al.
patent: 2007/0054662 (2007-03-01), Dillinger et al.
Wai-Kwong Lee, et al., “Finite State Machine Partitioning for Low Power”, 1999 IEEE, p. I-306-I-309.
Kentaro Ikemoto, et al., “Adaptive Channel Coding Schemes Using Finite State Machine for Software Defined Radio”, 2002 IEEE, p. 1029-1033.
Jorg Brakensiek, et al., “Software Radio Approach for Re-Configurable Multi-Standard Radios”, 2002 IEEE, p. 110-114.
Luca Benini, et al., “Automatic Synthesis of Low-Power Gated-Clock Finite-State Machines”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, No. 6, Jun. 1996, p. 630-643.
Jose C. Monteiro, et al., “Finite State Machine Decomposition for Low Power”, 35th Conference on Design Automation Conference (DAC'98), 1998, p. 758-763.
Data Sheet, “P82B96, Dual bi-directional bus buffer”, Philips, Mar. 26, 2004, 16 pages.
Wayne H. Wolf, “Computer as Components: Principles of embedded computing system design”, Morgan Kaufman, 2001, p. 453-455.
Daniel D. Gajski, “NISC: The Ultimate Reconfigurable Component”, 2003, 14 pages.
Heiko Lehr, “Modeling Custom Hardware in VHDL”, Technical Report ICS-99-29, Jul. 6, 1999, 159 pages.
Oz Jasmin
Pisek Eran
Wang Yan
Samsung Electronics Co,. Ltd.
Sandoval Patrick
Siek Vuthe
LandOfFree
Reconfigurable interconnect for use in software-defined... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable interconnect for use in software-defined..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable interconnect for use in software-defined... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4213207