Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1986-09-16
1988-12-06
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365230, G11C 700
Patent
active
047899670
ABSTRACT:
An apparatus for storing data for read and write access receiving reset control signals, comprising a plurality of storage blocks, each block including an array of memory units for storing a unit of data is provided that is reset along storage block boundaries. A reset control means, coupled to receive the reset control signals which identify at least one of the storage blocks, is included for generating block reset signals. A means, coupled to the memory units in each storage block and to receive the block reset signals, for resetting the identified block of memory to 0. .
REFERENCES:
patent: 4168541 (1979-09-01), DeKarske
patent: 4545038 (1985-10-01), Bellay et al.
patent: 4559618 (1985-12-01), Houseman et al.
patent: 4636982 (1987-01-01), Takemae et al.
Kok Moon S.
Lee May-Lin
Liou Jiunn-Yau
Tam Aloysius T.
Yu James
Advanced Micro Devices , Inc.
Haynes Mark A.
Popek Joseph A.
LandOfFree
Random access memory device with block reset does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Random access memory device with block reset, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Random access memory device with block reset will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1497187