Providing high availability in a PCI-Express™ link in...

Details Providing high availability in a PCI-Express™ link in... Providing high availability in a PCI-Express™ link in...

2008-03-27

2010-06-01

Kerveros, James C (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S712000

Reexamination Certificate

active

07730376

ABSTRACT:
A method, device, and system are disclosed. In one embodiment, the method comprises discovering a failure on a PCI Express interconnect, determining whether a failure override bit has been set to override the standard PCI Express Polling. Compliance state for the failure on the PCI Express interconnect, and if the failure override bit has been set, entering PCI Express Polling. Configuration state if any one lane of the interconnect successfully completes the transmitting and receiving training sequence requirements in PCI Express Polling.Active state.

REFERENCES:
patent: 5375225 (1994-12-01), Dean et al.
patent: 6009488 (1999-12-01), Kavipurapu
patent: 6108113 (2000-08-01), Fee
patent: 7124334 (2006-10-01), Kashiwakura
patent: 7206981 (2007-04-01), Schoenborn et al.
patent: 7231560 (2007-06-01), Lai et al.
patent: 7412642 (2008-08-01), Cypher
patent: 2005/0270988 (2005-12-01), DeHaemer
patent: 2006/0129733 (2006-06-01), Sobelman

Affiliated with

Also associated with

Rating

Providing high availability in a PCI-Express™ link in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Providing high availability in a PCI-Express™ link in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Providing high availability in a PCI-Express™ link in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4249340