Protocol for communication with dynamic memory

Details Protocol for communication with dynamic memory Protocol for communication with dynamic memory

1997-11-26

2000-09-19

Sheikh, Ayaz R.

Electrical computers and digital data processing systems: input/

Intrasystem connection

710107, G06F 1300

Patent

active

061226882

ABSTRACT:
A system and method for performing data transfers within a computer system is provided. The system includes a controller configured to dynamically adjust the interleave of the communications required to perform a series of data transfer operations to maximize utilization of the channel over which the communications are to be performed. The controller is able to vary the time interval between the transmission of control information that requests a data transfer and the performance of the data transfer by signaling the beginning of the data transfer with a strobe signal sent separate from the control information. The controller is able to defer the determination of how much data will be transferred in the operation by initiating the termination of a data transfer with a termination signal. The method provides a technique for distinguishing between identical control signals that are carried on the same line. The system includes a memory device with control circuitry that allows no more than one memory bank powered by any given power supply line to perform sense or precharge operations.

REFERENCES:
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5345573 (1994-09-01), Bowden, III et al.
patent: 5381538 (1995-01-01), Amini et al.
patent: 5404463 (1995-04-01), McGarvey
patent: 5504874 (1996-04-01), Galles et al.
patent: 5533204 (1996-07-01), Tipley
patent: 5548786 (1996-08-01), Amini et al.
patent: 5553248 (1996-09-01), Melo et al.
patent: 5611058 (1997-03-01), Moore et al.
patent: 5638531 (1997-06-01), Crump et al.
patent: 5649161 (1997-07-01), Andrade et al.
PCT Invitation to Pay Additional Fees with Communication Relating to the Results of the Partial International search, mailed Apr. 21, 1997 , for counterpart PCT Application No. PCT/US/16835.
Steven A. Przybylski, "New DRAM Technologies, A Comprehensive Analysis of the New Architectures," pp. iii-iv, 119-21, 138-58, 177-203 (MicroDesign Resource 1994).
TMS626402, "2097 152-Word by Bank Synchronous Dynamic Random-Access Memory," Texas Instruments, 1994, pp. 5-3-5-23.
"Architectural Overview," Rambus, Inc., 1992, pp. 1-24.
"MT4LC4M4E9 (S) 4 MEG X DRAM," Micron Semiconductor, Inc., 1994, pp. 1-183-1-196.
"M5M4V16807ATP-10, 12-, -15 Target Spec. (Rev. 0.3)," Mitsubishi Electri, May 7, 1993, pp. 1-36.

Affiliated with

Also associated with

Rating

Protocol for communication with dynamic memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Protocol for communication with dynamic memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protocol for communication with dynamic memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1083807