Protocol conversion and arbitration circuit, system having...

Details Protocol conversion and arbitration circuit, system having... Protocol conversion and arbitration circuit, system having...

2008-05-27

2008-05-27

Auve, Glenn A. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

Reexamination Certificate

active

07380045

ABSTRACT:
A protocol conversion and arbitration circuit may include: a protocol conversion circuit to receive signals complying with a second protocol used by a master, and to convert the received signals into signals complying with an intermediary protocol used by an internal bus of a slave; and a transform circuit to receive, from the protocol conversion circuit, and to convert the once-converted signals into signals complying with a first protocol used by the slave.

REFERENCES:
patent: 4665483 (1987-05-01), Ciacci et al.
patent: 5375250 (1994-12-01), Van den Heuvel
patent: 5506973 (1996-04-01), Okazawa et al.
patent: 5845107 (1998-12-01), Fisch et al.
patent: 5937172 (1999-08-01), Arimilli et al.
patent: 6047002 (2000-04-01), Hartmann et al.
patent: 6148357 (2000-11-01), Gulick
patent: 6272579 (2001-08-01), Lentz et al.
patent: 6895447 (2005-05-01), Brewer et al.
patent: 2002/0002662 (2002-01-01), Olarig et al.
patent: 2002/0019891 (2002-02-01), Morrow et al.
patent: 2002/0184467 (2002-12-01), Saen et al.
patent: 2003/0046478 (2003-03-01), Pertry et al.
patent: 2003/0067934 (2003-04-01), Hooper et al.
patent: 2006/0015673 (2006-01-01), Morrow
patent: 0 259 786 (1988-03-01), None
patent: 0 412 268 (1990-06-01), None
patent: 2000-29823 (2000-01-01), None
patent: WO 03/019841 (2003-03-01), None
Foreign Search Report dated Apr. 14, 2005.
Korean Patent Office Action dated Dec. 12, 2005, for KR App. No. 10-2004-0012287 (with English translation).
United Kingdom Examination Report under Section 18(3) dated Oct. 13, 2006.
German Patent Office Search Report dated May 3, 2007, for corresponding German Patent Application No. 102005009293.4-53, corresponding to Korean Patent Application No. 10-2004-0012287.
German Patent Office Action dated Dec. 13, 2007, for counterpart German Patent Application No. 10 2005 009 293.4-53.
Fumio Aono and Masayuke Kimura, “The Azusa 16-way Itanium server”, Micro, IEEE, Sep.-Oct. 2000, vol. 20, Issue 5, pp. 54-60.
“MultiPort Memory Controller (GS175) Revision: r0p0”, Technical Reference Manual, ARM Limited, 2002, pp. i, ii, 2-28.

Affiliated with

Also associated with

Rating

Protocol conversion and arbitration circuit, system having... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Protocol conversion and arbitration circuit, system having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protocol conversion and arbitration circuit, system having... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2814970