Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1996-12-09
2000-05-09
Nguyen, Hoa T.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
714743, 714718, G01R 3128
Patent
active
060618159
ABSTRACT:
A algorithmic pattern generator (APG) in a memory tester having a programmable first ALU generating an first value on a first output data path; a programmable Z ALU generating a Z value on an Z output data path; and a programmable second ALU having terminals to receive the Z value from the Z ALU and a circuit to insert bits of the received Z value into low order bits of a second value before outputting the second value on a second output data path. In embodiments, the first value and the second value are generated to define a location in an array of memory cells of a memory under test; and the second value contains low order bits corresponding to address bits that are incremented internally by the memory under test in a burst mode of operation. Also, a method of programming a memory tester APG to test a memory device including providing to the APG for execution a single instruction setting a value representing a non-zero burst length n and a value representing a non-zero seed for generating interleaved addresses. In embodiments, the method includes providing an increment instruction to a counter n times for execution by the APG without an intervening instruction to reset the counter; and using the n values of the counter from the preceding step to form n addresses to test the memory device in a burst mode of operation with an interleaved addressing mode.
REFERENCES:
patent: 4402081 (1983-08-01), Ichimiya et al.
patent: 4442519 (1984-04-01), Jones et al.
patent: 4574348 (1986-03-01), Scallon
patent: 4586181 (1986-04-01), Shimizu
patent: 4807229 (1989-02-01), Tada
patent: 4862460 (1989-08-01), Tamaguchi
patent: 4905183 (1990-02-01), Kawaguchi et al.
patent: 5050170 (1991-09-01), Abdoo
patent: 5062109 (1991-10-01), Ohshima et al.
patent: 5127010 (1992-06-01), Satoh
patent: 5151903 (1992-09-01), Mydill et al.
patent: 5285453 (1994-02-01), Gruodis
patent: 5363382 (1994-11-01), Tsukakoshi
patent: 5420870 (1995-05-01), Kim
patent: 5453995 (1995-09-01), Behrens
patent: 5463570 (1995-10-01), Nakata
patent: 5537420 (1996-07-01), Huang
patent: 5596616 (1997-01-01), Jeang
Nguyen Hoa T.
Schlumberger Technologies Inc.
LandOfFree
Programming utility register to generate addresses in algorithmi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programming utility register to generate addresses in algorithmi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming utility register to generate addresses in algorithmi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1075743