Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-03-27
2007-03-27
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S197000, C438S300000, C438S301000, C438S694000, C257SE21209, C257SE21634, C257SE21636
Reexamination Certificate
active
10930892
ABSTRACT:
A non-volatile memory (NVM) has a silicon germanium (SiGe) drain and a silicon carbon (SiC) source. The source being SiC provides for a stress on the channel that improves N channel mobility. The SiC also has a larger bandgap than the substrate, which is silicon. This results in it being more difficult to generate electron/hole pairs by impact ionization. Thus, it can be advantageous to use the SiC region for the drain during a read. The SiGe is used as the drain for programming and erase. The SiGe, having a smaller bandgap than the silicon substrate results in improved programming by generating electron/hole pairs by impact ionization and improved erasing by generating electron hole/pairs by band-to-band tunneling, both at lower voltage levels.
REFERENCES:
patent: 5659504 (1997-08-01), Bude
patent: 6313486 (2001-11-01), Kencke
patent: 6621131 (2003-09-01), Murthy
patent: 6710465 (2004-03-01), Song
patent: 6713810 (2004-03-01), Bhattacharyya
patent: 6735124 (2004-05-01), Melik-Martirosian
patent: 6744675 (2004-06-01), Zheng
patent: 2003/0146458 (2003-08-01), Horiuchi
patent: 2003/0206437 (2003-11-01), Diorio
patent: 2004/0004859 (2004-01-01), Forbes et al.
patent: 2005/0110082 (2005-05-01), Cheng et al.
Related application filed Aug. 24, 2004.
Burnett James David
Chindalore Gowrishankar L.
Muralidhar Ramachandran
Swift Craig T.
Balconi-Lamica Michael
Clingan, Jr. James L.
Freescale Semiconductor Inc.
Lebentritt Michael
Lee Kyoung
LandOfFree
Programming, erasing, and reading structure for an NVM cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programming, erasing, and reading structure for an NVM cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming, erasing, and reading structure for an NVM cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3774095