Programmable logic devices with user non-volatile memory

Details Programmable logic devices with user non-volatile memory Programmable logic devices with user non-volatile memory

2006-04-05

2009-06-30

Barnie, Rexford N (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S047000, C326S101000

Reexamination Certificate

active

07554358

ABSTRACT:
Systems and methods are disclosed herein to provide improved non-volatile storage techniques for programmable logic devices. For example, in accordance with an embodiment of the present invention, a programmable logic device includes a plurality of logic blocks, a plurality of input/output blocks, and a volatile memory to store data within the programmable logic device, with configuration memory adapted to store first configuration data for configuration of the logic blocks, the input/output blocks, and the volatile memory of the programmable logic device. The programmable logic device further includes a non-volatile memory adapted to store data provided from the volatile memory.

REFERENCES:
patent: 5548228 (1996-08-01), Madurawe
patent: 5640107 (1997-06-01), Kruse
patent: 5689516 (1997-11-01), Mack et al.
patent: 5696455 (1997-12-01), Madurawe
patent: 6049222 (2000-04-01), Lawman
patent: 6150837 (2000-11-01), Beal et al.
patent: 6172520 (2001-01-01), Lawman et al.
patent: 6304099 (2001-10-01), Tang et al.
patent: 6356107 (2002-03-01), Tang et al.
patent: 6467009 (2002-10-01), Winegarden et al.
patent: 6538468 (2003-03-01), Moore
patent: 6704850 (2004-03-01), Reynolds
patent: 6714041 (2004-03-01), Darling et al.
patent: 6721840 (2004-04-01), Allegrucci
patent: 6732263 (2004-05-01), May et al.
patent: 6774668 (2004-08-01), Wirtz, II
patent: 6828823 (2004-12-01), Tsui et al.
patent: 6851047 (2005-02-01), Fox et al.
patent: 6873177 (2005-03-01), Wennekamp et al.
patent: 7154297 (2006-12-01), Camarota et al.
patent: 7190190 (2007-03-01), Camarota et al.
patent: 7268587 (2007-09-01), Pham et al.
patent: 7346860 (2008-03-01), LeBlanc
patent: 2005/0189962 (2005-09-01), Agrawal et al.
U.S. Appl. No. 11/398,437, filed Apr. 5, 2006, Tang et al.
U.S. Appl. No. 10/809,658, Howard Tang.
U.S. Appl. No. 11/243,255, Howard Tang.
U.S. Appl. No. 11/293,941, Howard Tang.
U.S. Appl. No. 11/350,436, Howard Tang.
Lattice Semiconductor Corporation, ispXP™ Configuration Usage Guidelines, Technical Notes TN1026, Aug. 2002, pp. 1-18.
Lattice Semiconductor Corporation, ispXPGA™ Family, Preliminary Data Sheet, Sep. 2003, pp. 1-112.
Lattice Semiconductor Corporation, ispXPGA™ Family, Dec. 2002, pp. 1-90.
Lattice Semiconductor Corporation, LatticeXP Family Data Sheet, Version 01.0, Feb. 2005, 77 pages.
Altera®, MAX II Device Handbook, http://www.altera.com, M115V1-1.7, 330 pages.
Xilinx, On the Fly Reconfiguration with CoolRunner-II CPLDs, Application Note: CoolRunner-II CPLDs, May 15, 2003, pp. 1-10.
Actel Corporation, “ProASICPLUSFlash Family FPGAs”, v.3.4 Dec. 2003, pp. i-iv and I-I-I-64 & 2-1-2.67 & 2-1-2-7 (list of changes).
Actel Corporation, ProASICE Flash Family FPGAs, ARM7™ Soft IP Support in ProASIC3E ARM7-Ready Devices, Oct. 2005, 166 pages.

Affiliated with

Also associated with

Rating

Programmable logic devices with user non-volatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic devices with user non-volatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic devices with user non-volatile memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4080562