Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2006-04-05
2008-12-02
Barnie, Rexford (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S040000
Reexamination Certificate
active
07459931
ABSTRACT:
Systems and methods are disclosed herein to provide reconfiguration techniques for PLDs. For example, in accordance with an embodiment of the present invention, a programmable logic device includes logic blocks, input/output blocks, a volatile memory block, and configuration memory cells to store configuration data for configuration of the logic blocks, the input/output blocks, and the volatile memory block of the programmable logic device. The programmable logic device further includes circuit techniques for preventing loss of data stored in the volatile memory block due to a reconfiguration. Furthermore, for example, the programmable logic device may further prevent the loss of data stored in user registers or loss of input/output personality due to the reconfiguration.
REFERENCES:
patent: 5548228 (1996-08-01), Madurawe
patent: 5640107 (1997-06-01), Kruse
patent: 5689516 (1997-11-01), Mack et al.
patent: 5696455 (1997-12-01), Madurawe
patent: 5844422 (1998-12-01), Trimberger et al.
patent: 6049222 (2000-04-01), Lawman
patent: 6150837 (2000-11-01), Beal et al.
patent: 6208162 (2001-03-01), Bocchino
patent: 6304099 (2001-10-01), Tang et al.
patent: 6356107 (2002-03-01), Tang et al.
patent: 6467009 (2002-10-01), Winegarden et al.
patent: 6507211 (2003-01-01), Schultz et al.
patent: 6538468 (2003-03-01), Moore
patent: 6704850 (2004-03-01), Reynolds
patent: 6714041 (2004-03-01), Darling et al.
patent: 6721840 (2004-04-01), Allegrucci
patent: 6732263 (2004-05-01), May et al.
patent: 6774668 (2004-08-01), Wirtz, II
patent: 6828823 (2004-12-01), Tsui et al.
patent: 6851047 (2005-02-01), Fox et al.
patent: 6873177 (2005-03-01), Wennekamp et al.
patent: 7099227 (2006-08-01), Zhou
patent: 7180776 (2007-02-01), Wennekamp et al.
patent: 2002/0163840 (2002-11-01), Hiraki et al.
patent: 2004/0025086 (2004-02-01), Gorday et al.
patent: 2005/0083743 (2005-04-01), Andrei et al.
patent: 2005/0189962 (2005-09-01), Agrawal et al.
patent: 2005/0248364 (2005-11-01), Vadi et al.
patent: 2006/0067102 (2006-03-01), Yamada et al.
Lattice Semiconductor Corporation, LatticeXP Family Data sheet, Version 01.0, Feb. 2005, 77 pages.
Altera® , Max II Device Handbook, http://www.altera.com, M115V1-1.7, 330 pages, no date.
Actel Corporation, ProASICE Flash Family FPGAs, ARM7™ Soft IP Support in ProASIC3E ARM7-Ready Devices, Oct. 2005, 166 pages.
U.S. Appl. No. 10/809,658, Howard Tang.
U.S. Appl. No. 11/243,255, Howard Tang.
U.S. Appl. No. 11/293,941, Howard Tang.
U.S. Appl. No. 11/350,436, Howard Tang.
Lattice Semiconductor Corporation, ispXP™ Configuration Usage Guidelines, Technical Notes TN1026, Aug. 2002, pp. 1-18.
Lattice Semiconductor Corporation, ispXPGA™ Family, Preliminary Data Sheet, Sep. 2003, pp. 1-112.
Lattice Semiconductor Corporation, ispXPGA™ Family, Dec. 2002, pp. 1-90.
Xilinx, On the Fly Reconfiguration with CoolRunner-II CPLDs, Application Note: CoolRunner-II CPLDs, May 15, 2003, pp. 1-10.
Actel Corporation, “ProASICPlusFlash Family FPGAs”, v.3.4 Dec. 2003, pp. i-iv and I-I-I-64 & 2-1-2.67 & 2-1-2-7 (list of changes).
U.S. Appl. No. 11/397,985, filed Apr. 5, 2006, Fontana et al.
Lattice Semiconductor Corporation, LatticeXP Family Data Sheet, Version 01.0, Feb. 2005, 77 pages.
Altera R, Max II Device Handbook, http://www.altera.com, M115V1-1.7, 330 pages.
Actel Corporation, ProASICE Flash Family FPGAs, ARM7™ Soft IP Support in ProASIC3E ARM7-Ready Devices, Oct. 2005, 166 pages.
Agrawal Om P.
Fontana Fabiano
Law Henry
Rutledge David L.
Tang Howard
Barnie Rexford
Lattice Semiconductor Corporation
MacPherson Kwok & Chen & Heid LLP
Tran Thienvu V
LandOfFree
Programmable logic devices with transparent field... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic devices with transparent field..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic devices with transparent field... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4034667