Programmable logic devices providing reduced power consumption

Details Programmable logic devices providing reduced power consumption Programmable logic devices providing reduced power consumption

2006-09-19

2006-09-19

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S037000, C326S038000, C327S201000

Reexamination Certificate

active

07109749

ABSTRACT:
A Programmable Logic Device providing reduction in power consumption for sequential logic and data storage functions, including at least one circuit arrangement configurable to function as a dual-edge-triggered flip-flop operating on a selected one or both edges of the circuit clock.

REFERENCES:
patent: 5793236 (1998-08-01), Kosco
patent: 5844844 (1998-12-01), Bauer et al.
patent: 6072348 (2000-06-01), New et al.
patent: 6137331 (2000-10-01), Peset Llopis
patent: 6608513 (2003-08-01), Tschanz et al.
patent: 6720813 (2004-04-01), Yee et al.
patent: 6938225 (2005-08-01), Kundu
patent: 6943605 (2005-09-01), Thadikaran et al.

Affiliated with

Also associated with

Rating

Programmable logic devices providing reduced power consumption does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic devices providing reduced power consumption, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic devices providing reduced power consumption will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3529282