Programmable logic device with redundant circuitry

Details Programmable logic device with redundant circuitry Programmable logic device with redundant circuitry

2005-11-15

2005-11-15

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Reliability

Redundant

C326S009000, C326S041000

Reexamination Certificate

active

06965249

ABSTRACT:
A programmable logic device and associated method is provided with repairable regions. In one aspect, general routing interconnect lines are segmented within repairable regions. In another aspect, IO bus lines and associated circuitry are provided that accommodate redundancy in a staggered segmented architecture. In another aspect, a dedicated routing architecture between particular logic regions accommodates shifting to define and utilize repairable regions. Principles of other aspects are illustrated and described in the context of several exemplary embodiments of aspects of the invention.

REFERENCES:
patent: 4899067 (1990-02-01), So et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5369314 (1994-11-01), Patel et al.
patent: 5434514 (1995-07-01), Cliff et al.
patent: 5592102 (1997-01-01), Lane et al.
patent: 5926036 (1999-07-01), Cliff et al.
patent: 6034536 (2000-03-01), McClintock et al.
patent: 6107820 (2000-08-01), Jefferson et al.
patent: 6167558 (2000-12-01), Trimberger
patent: 6201404 (2001-03-01), Reddy et al.
patent: 6344755 (2002-02-01), Reddy et al.
patent: 2001/0006347 (2001-07-01), Jefferson et al.
patent: 2002/0166106 (2002-11-01), Lewis et al.
U.S. patent application Ser. No. 09/844,077, Nguyen et al., filed Apr. 26, 2001.
U.S. patent application Ser. No. 10/140,287, Lewis et al., filed May 6, 2002.
U.S. patent application Ser. No. 10/289,629, Johnson et al., filed Nov. 6, 2002.
Kluwer Academic Publishers, Vaughn Betz, Jonathan Rose, Alexander Marquardt,Architecture and CAD for Deep-Submicron FPGAs, Chapter 2.1 (pp. 11-18), Chapter 4 (pp. 63-103), Chapter 5 (pp. 105-126), and Chapter 7 (pp. 151-190), (Mar. 1999).
Hatori, F. et al., (1993) “Introducing Redundancy In Field Programmable Gate Arrays”IEEE Custom Integrated Circuits Conference, 7.1.1-7.1.4.

Affiliated with

Also associated with

Rating

Programmable logic device with redundant circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device with redundant circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with redundant circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3458517