Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1994-04-01
1998-07-14
Chan, Eddie P.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 38, G06F 926
Patent
active
057817561
ABSTRACT:
A field programmable gate array having memory cells that can be partially reconfigured comprises an array of tiles having logic blocks and routing structures, an array of associated memory cells, a data register, an address register and a memory configuration device. The data register is coupled to store data in the memory cells, and the address register is coupled to address the memory cells by column. The memory configuration device preferably comprises a register, a decoder and a control unit for receiving a bit stream including a skip command or a write command plus data. The memory configuration device allows the memory cells to be partially reconfigured by allowing each column of memory cells to be selectively written or skipped in response to the command inserted into the bit stream. The present invention also comprises a method for partially reconfiguring the memory cells including the steps of: retrieving a packet from a bit stream; determining whether the packet is a write command; if the packet is a write command, retrieving a frame of data from the bit stream and loading the frame of data into a data register; if the packet is a write command, loading the frame of data into a group of memory cells; and incrementing an address register.
REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 3577190 (1971-05-01), Cocke
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4706216 (1987-11-01), Carter
patent: 4750155 (1988-06-01), Hsieh
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4782466 (1988-11-01), Yamaguchi et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4821233 (1989-04-01), Hsieh
patent: 4870302 (1989-09-01), Freeman
patent: 5148390 (1992-09-01), Hsieh
patent: 5198705 (1993-03-01), Galbraith et al.
patent: 5243238 (1993-09-01), Kean
patent: 5258668 (1993-11-01), Cliff
patent: 5260611 (1993-11-01), Cliff
patent: 5260881 (1993-11-01), Agrawal et al.
patent: 5267187 (1993-11-01), Hsieh
patent: 5280202 (1994-01-01), Chan
patent: 5301155 (1994-04-01), Wada et al.
patent: 5341341 (1994-08-01), Fukuzo
patent: 5377142 (1994-12-01), Matsumura et al.
patent: 5379262 (1995-01-01), Okamoto et al.
patent: 5379410 (1995-01-01), Okada
patent: 5410097 (1995-04-01), Kato
patent: 5416740 (1995-05-01), Fujita et al.
patent: 5430687 (1995-07-01), Hung et al.
patent: 5448714 (1995-09-01), Stodieck
patent: 5469559 (1995-11-01), Parks et al.
patent: 5473761 (1995-12-01), Parks et al.
patent: 5491809 (1996-02-01), Coffman et al.
Xilinx, Inc, The Programmable Logic Data Book, 1993, pp. 1-1 through 1-7; 2-1 through 2-42; 2-97 through 2-130; and 2-177 through 2-204, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Xilinx Programmable Gate Array Data Book, 1989, pp. 6-30 through 6-44, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
Morales, Luis, "Boundary Scan in XC4000 Devices", XAPP 017.001, Oct. 1992, pp. 1-19.
Chan Eddie P.
Maunu, Esq. LeRoy D.
Nguyen Hiep T.
Xilinx , Inc.
Young Edel M.
LandOfFree
Programmable logic device with partially configurable memory cel does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic device with partially configurable memory cel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with partially configurable memory cel will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1892649