Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1997-05-01
1998-10-27
Tokar, Michael J.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 38, H03K 19177
Patent
active
058282297
ABSTRACT:
A programmable logic array integrated circuit has a number of programmable logic modules which are grouped together in a plurality of logic array blocks ("LABs"). The LABs are arranged on the circuit in a two dimensional array. A conductor network is provided for interconnecting any logic module with any other logic module. In addition, adjacent or nearby logic modules are connectable to one another for such special purposes as providing a carry chain between logic modules and/or for connecting two or more modules together to provide more complex logic functions without having to make use of the general interconnection network. Another network of so-called fast or universal conductors is provided for distributing widely used logic signals such as clock and clear signals throughout the circuit. Multiplexers can be used in various ways to reduce the number of programmable interconnections required between signal conductors. A relatively large block of random access memory ("RAM") may be provided on the device for use as read-only memory ("ROM") or RAM during operation of the device to perform logic. The RAM block is connected in the circuitry of the device so that it can be programmed and verified compatibly with other memory on the device. Thereafter the circuitry of the RAM block allows it to be switched over to operation as RAM or ROM during logic operation of the device.
REFERENCES:
patent: 4642487 (1987-02-01), Carter
patent: 4670749 (1987-06-01), Freeman
patent: 4706216 (1987-11-01), Carter
patent: 4758985 (1988-07-01), Carter
patent: 4870302 (1989-09-01), Freeman
patent: 5089993 (1992-02-01), Neal et al.
patent: 5128559 (1992-07-01), Steele
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5469400 (1995-11-01), Yamano
John L. Nichols, "A Logical Next Step for Read-Only Memories", Electronics, Jun. 12, 1967, pp. 111-113.
Floyd Kvamme, "Standard Read-Only Memories Simplify Complex Logic Design", Electronics, Jan. 5, 1970, pp. 88-95. Easily", Electronics, May 11, 1970, pp. 104-111.
William I. Fletcher et al., "Simplify Sequential Circuit Designs", Electronic Design, Jul. 8, 1971, pp. 70-72.
Howard A. Sholl et al., "Design of Asynchronous Sequential Networks Using Read-Only Memories", IEEE Transactions on Computers, vol. C-24, No. 2, Feb. 1975, pp. 195-206.
Arnold Weinberger, "High-Speed Programmable Logic Array Adders", IBM J. Res. Develop., vol. 23, No. 2, Mar. 1979, pp. 163-178.
Yahiko Kambayashi, "Logic Design of Programmable Logic Arrays", IEEE Transactions on Computers, vol. C-28, No. 9, Sep. 1979, pp. 609-617.
"Optimized Reconfigurable Cell Array (ORCA) Series Field-Programmable Gate Arrays," Advanced Data Sheet, Feb. 1993, AT&T Microelectronics, pp. 1-87.
The Programmable Logic Data Book, Xilinx, Inc., 1994, pp. 2-5 through 2-102 .
Ahanin Bahram
Chang Wanli
Cliff Richard G.
Cope L. Todd
Huang Joseph
Altera Corporation
Chang Daniel
Jackson Robert R.
Tokar Michael J.
LandOfFree
Programmable logic array integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic array integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic array integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1616190