Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1997-01-09
1998-10-27
Tokar, Michael J.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 39, H03K 19177
Patent
active
058282300
ABSTRACT:
A two-turn programmable routing structure is provided for a programmable logic device that provides a high degree of routing flexibility, with lane-changing capability, while requiring a relatively small diffusion surface area. One routing structure according to the invention provides lane-changing capability for every interconnect line in the structure and a fast path for each interconnect line running straight through the structure. The routing structure preferably comprises a unitary elongated diffusion area separated by voltage-controlled transistor gates into serially arrayed adjacent diffusion regions. The sequential diffusion regions are connected to interconnect lines having assigned directions, and can be grouped into sets of N directions, where N is a multiple of eight. The directions associated with the set of diffusion regions follow specified rules that impart the diffusion-sharing, lane-changing, and fast-path capabilities of the routing structure of the invention.
REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 5504439 (1996-04-01), Tavana
patent: 5682107 (1997-10-01), Tavan et al.
Cartier Lois D.
Le Don Phu
Tokar Michael J.
Xilinx , Inc.
LandOfFree
FPGA two turn routing structure with lane changing and minimum d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FPGA two turn routing structure with lane changing and minimum d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA two turn routing structure with lane changing and minimum d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1616191