Programmable embedded logic analyzer in an integrated circuit

Details Programmable embedded logic analyzer in an integrated circuit Programmable embedded logic analyzer in an integrated circuit

2008-03-25

2008-03-25

Kerveros, James C. (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

Reexamination Certificate

active

07350121

ABSTRACT:
A logic analyzer having internal access to the test buses, clocks and events of a chip is used to debug the chip. The logic analyzer is designed with the capability to share existing memory in the chip during the debug process. Additionally, the configuration of the logic analyzer and observation of the acquired results in the shared memory can be accessed through normal control interfaces of the chip and does not require special test cards. The logic analyzer includes a clocking function, a trigger function, a signal multiplexer, and a memory block. The clocking function is configured to select as the sample clock for the function any of the clocks in the integrated circuit. In addition, the clocking function may provide a means to decimate these clocks by some factor to sample over larger intervals.

REFERENCES:
patent: 6564347 (2003-05-01), Mates
patent: 6704889 (2004-03-01), Veenstra et al.
patent: 7089473 (2006-08-01), Mates

Affiliated with

Also associated with

Rating

Programmable embedded logic analyzer in an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable embedded logic analyzer in an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable embedded logic analyzer in an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2803969